Research Article

Novel Verification Method for Timing Optimization Based on DPSO

Figure 2

Combinational logic circuit with inputs and outputs, where the inputs are and is one of the outputs.