Table of Contents Author Guidelines Submit a Manuscript
Wireless Communications and Mobile Computing
Volume 2017 (2017), Article ID 3560521, 11 pages
Research Article

Data Link Layer Considerations for Future 100 Gbps Terahertz Band Transceivers

IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany

Correspondence should be addressed to Lukasz Lopacinski

Received 16 June 2016; Revised 14 September 2016; Accepted 5 October 2016; Published 10 January 2017

Academic Editor: Leyre Azpilicueta

Copyright © 2017 Lukasz Lopacinski et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


This paper presents a hardware processor for 100 Gbps wireless data link layer. A serial Reed-Solomon decoder requires a clock of 12.5 GHz to fulfill timings constraints of the transmission. Receiving a single Ethernet frame on a 100 Gbps physical layer may be faster than accessing DDR3 memory. Processing so fast streams on a state-of-the-art FPGA (field programmable gate arrays) requires a dedicated approach. Thus, the paper presents lightweight RS FEC engine, frames fragmentation, aggregation, and a protocol with selective fragment retransmission. The implemented FPGA demonstrator achieves nearly 120 Gbps and accepts bit error rate (BER) up to . Moreover, redundancy added to the frames is adopted according to the channel BER by a dedicated link adaptation algorithm. At the end, ASIC synthesis results are presented including detailed statistics of consumed energy per bit.