(a)
(b)
Figure 10: A 28 GHz 32-element phased-array transceiver IC architecture and block-level schematic (a) with the block-level schematic of each of the RF front-end T/R IC (b) [31], © 2017 IEEE.