Figure 17: A simplified schematics for a digital PA (DPA) in 40 nm CMOS [36], © 2013 IEEE.