Figure 5: The circuit schematic of the three-stage multigate-cell stacked 15 GHz PA in 45 nm CMOS-SOI [25], © 2016 IEEE.