Research Article

Master-Slave Topologies with Phase-Locked Loops

Figure 3

Phase step in a single-node PLL; (a) and (b) .
(a)
(b)