Master-Slave Topologies with Phase-Locked Loops

Figure 4

Phase ramp in a single-node PLL; (a) , (b) , and (c) .

(a)

(b)

(c)