An FPGA-Based Convolutional Neural Network Coprocessor

Figure 14

The overall structure of splice pool.