An FPGA-Based Convolutional Neural Network Coprocessor

Figure 4

The schematic of the data flow of PE performing 1D convolution.