An FPGA-Based Convolutional Neural Network Coprocessor

Figure 6

The schematic diagram of the I/O interface of the PE chain.