An FPGA-Based Convolutional Neural Network Coprocessor

Figure 7

The schematic diagram of the proposed PE chain.