Table of Contents Author Guidelines Submit a Manuscript
Advances in Condensed Matter Physics
Volume 2015, Article ID 639218, 9 pages
http://dx.doi.org/10.1155/2015/639218
Review Article

Interface Engineering and Gate Dielectric Engineering for High Performance Ge MOSFETs

Department of Information Science and Electronic Engineering, Zhejiang University, No. 38 Zheda Road, Hangzhou 310027, China

Received 3 October 2014; Accepted 1 December 2014

Academic Editor: Rui Zhang

Copyright © 2015 Jiabao Sun and Jiwu Lu. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. K. Mistry, C. Allen, C. Auth et al., “A 45 nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging,” in Proceedings of the IEEE International Electron Devices Meeting (IEDM '07), Technical Digest, pp. 247–250, Washington, DC, USA, December 2007.
  2. Y. Kamata, “High-k/Ge MOSFETs for future nanoelectronics,” Materials Today, vol. 11, no. 1-2, pp. 30–38, 2008. View at Google Scholar
  3. M. Bohr, “The evolution of scaling from the homogeneous era to the heterogeneous era,” in Proceedings of the IEEE International Electron Devices Meeting (IEDM '11), Technical Digest, pp. 1.1.1–1.1.6, Washington, DC, USA, 2011. View at Publisher · View at Google Scholar
  4. E. J. Nowak, “Advanced CMOS scaling and FinFET technology,” ECS Transactions, vol. 50, no. 9, pp. 3–16, 2012. View at Publisher · View at Google Scholar
  5. K. J. Kuhn, “Considerations for ultimate CMOS scaling,” IEEE Transactions on Electron Devices, vol. 59, no. 7, pp. 1813–1828, 2012. View at Google Scholar
  6. S. Takagi, T. Mizun, T. Tezuka et al., “Channel structure design, fabrication and carrier transport properties of strained-Si/SiGe-On-Insulator (strained-SOI) MOSFETs,” in Proceedings of the International Electron Devices Meeting (IEDM '03), Technical Digest, pp. 3.3.1–33.3.4, Washington, DC, USA, December 2003.
  7. K. Kita, K. Kyuno, and A. Toriumi, “Growth mechanism difference of sputtered HfO2 on Ge and on Si,” Applied Physics Letters, vol. 85, no. 1, pp. 52–54, 2004. View at Publisher · View at Google Scholar · View at Scopus
  8. T. Krishnamohan, D. Kim, T. V. Dinh et al., “Comparison of (001), (110) and (111) uniaxial- and biaxial- strained-Ge and strained-Si PMOS DGFETs for all channel orientations: mobility enhancement, drive current, delay and off-state Leakage,” in Proceedings of the IEEE International Electron Devices Meeting (IEDM '08), Technical Digest, pp. 899–892, San Francisco, Calif, USA, December 2008.
  9. M. Caymax, G. Eneman, F. Bellenger et al., “Germanium for advanced CMOS anno 2009: a SWOT analysis,” in Proceedings of the International Electron Devices Meeting (IEDM '09), Technical Digest, pp. 461–464, Baltimore, Md, USA, December 2009.
  10. R. Pillarisetty, B. Chu-Kung, S. Corcoran et al., “High mobility strained germanium quantum well field effect transistor as the P-channel device option for low power (Vcc = 0. 5 V) III-V CMOS architecture,” in Proceedings of the International Electron Devices Meeting (IEDM '10), Technical Digest, pp. 150–153, 2010.
  11. C. H. Lee, T. Nishimura, T. Tabata et al., “Ge MOSFETs performance: impact of Ge interface passivation,” in Proceedings of the International Electron Device Meeting (IEDM '10), Technical Digest, pp. 416–419, Washington, DC, USA, 2010.
  12. R. Zhang, N. Taoka, P. Huang, M. Takenaka, and S. Takagi, “1-nm-thick EOT high mobility Ge n- and p-MOSFETs with ultrathin GeOx/Ge MOS interfaces fabricated by plasma post oxidation,” in Proceedings of the International Electron Devices Meeting (IEDM '11), Technical Digest, pp. 642–645, Washington, DC, USA, December 2011.
  13. R. Zhang, P.-C. Huang, J.-C. Lin, M. Takenaka, and S. Takagi, “Physical mechanism determining Ge p- and n-MOSFETs mobility in high Ns region and mobility improvement by atomically Flat GeOx/Ge interfaces,” in Proceedings of the International Electron Devices Meeting (IEDM '12), Technical Digest, pp. 371–374, Washington, DC, USA, 2012.
  14. B. Duriez, G. Vellianitis, M. J. H. van Dal et al., “Scaled p-channel Ge FinFET with optimized gate stack and record performance integrated on 300 mm Si wafers,” in Proceedings of the International Electron Devices Meeting (IEDM '13), Technical Digest, pp. 20.1.1–20.1.4, Washington, DC, USA, December 2013. View at Publisher · View at Google Scholar · View at Scopus
  15. S. Takagi, T. Maeda, N. Taoka et al., “Gate dielectric formation and MIS interface characterization on Ge,” Microelectronic Engineering, vol. 84, no. 9-10, pp. 2314–2319, 2007. View at Publisher · View at Google Scholar · View at Scopus
  16. A. Toriumi, T. Tabata, C. Hyun Lee, T. Nishimura, K. Kita, and K. Nagashio, “Opportunities and challenges for Ge CMOS—control of interfacing field on Ge is a key,” Microelectronic Engineering, vol. 86, no. 7–9, pp. 1571–1576, 2009. View at Publisher · View at Google Scholar · View at Scopus
  17. C. Lin, H. Chang, Y. Chen et al., “Interfacial layer-free ZrO2 on Ge with 0.39-nm EOT, κ~43, ~2×10−3 A/cm2 gate leakage, SS =85 mV/dec, Ion/Ioff =6×105, and high strain response,” in Proceedings of the International Electron Devices Meeting (IEDM '12), Technical Digest, pp. 23.2.1–23.1.4, San Francisco, Calif, USA, December 2012. View at Publisher · View at Google Scholar
  18. Y. Fukuda, T. Ueno, S. Hirono, and S. Hashimoto, “Bend-mode liquid crystal cells stabilized by aligned polymer walls,” Japanese Journal of Applied Physics, vol. 44, no. 2, p. 981, 2005. View at Publisher · View at Google Scholar
  19. T. Takahashi, T. Nishimura, L. Chen, S. Sakata, K. Kita, and A. Toriumi, “Proof of Ge-interfacing concepts for metal/high-k/Ge CMOS, Ge-intimate material selection and interface conscious process flow,” in Proceedings of the International Electron Devices Meeting (IEDM '07), Technical Digest, pp. 697–700, December 2007. View at Publisher · View at Google Scholar · View at Scopus
  20. K. Kita, S. K. Wang, M. Yoshida et al., “Comprehensive study of GeO2 oxidation, GeO desorption and GeO2-metal interaction. Understanding of Ge processing kinetics for perfect interface control,” in Proceedings of the International Electron Device Meeting (IEDM '09), Technical Digest, pp. 693–696, Baltimore, Md, USA, December 2009.
  21. S. K. Wang, K. Kita, C. H. Lee et al., “Desorption kinetics of GeO from GeO2/Ge structure,” Journal of Applied Physics, vol. 108, Article ID 054104, 2010. View at Publisher · View at Google Scholar
  22. S. K. Wang, K. Kita, T. Nishimura, K. Nagashio, and A. Toriumi, “Isotope tracing study of GeO desorption mechanism from GeO2/Ge stack using 73Ge and 18O,” Japanese Journal of Applied Physics, vol. 50, Article ID 04DA01, 2011. View at Google Scholar
  23. E. P. Gusev, D. A. Buchanan, E. Cartier et al., “Ultrathin high-K gate stacks for advanced CMOS devices,” in Proceedings of the International Electron Devices Meeting (IEDM '01), Technical Digest, pp. 451–454, December 2001. View at Scopus
  24. C. Choi, C.-Y. Kang, S. J. Rhee et al., “Aggressively scaled ultrathin undoped HfO2 gate dielectric (EOT < 0.7 nm) with tan gate electrode using engineered interface layer,” IEEE Electron Device Letters, vol. 26, no. 7, pp. 454–457, 2005. View at Publisher · View at Google Scholar · View at Scopus
  25. R. Puthenkovilakam, M. Sawkar, and J. P. Changa, “Electrical characteristics of postdeposition annealed HfO2 on silicon,” Applied Physics Letters, vol. 86, no. 20, Article ID 202902, 2005. View at Publisher · View at Google Scholar
  26. Y. Zhao, M. Toyama, K. Kita, K. Kyuno, and A. Toriumi, “Moisture-absorption-induced permittivity deterioration and surface roughness enhancement of lanthanum oxide films on silicon,” Applied Physics Letters, vol. 88, no. 7, Article ID 072904, 2006. View at Publisher · View at Google Scholar
  27. Y. Zhao, K. Kita, K. Kyuno, and A. Toriumi, “Higher-k LaYOx films with strong moisture resistance,” Applied Physics Letters, vol. 89, Article ID 252905, 2006. View at Publisher · View at Google Scholar
  28. Y. Zhao, K. Kita, K. Kyuno, and A. Toriumi, “Band gap enhancement and electrical properties of La2O3 films doped with Y2O3 as high-k gate insulators,” Applied Physics Letters, vol. 94, no. 4, Article ID 042901, 3 pages, 2009. View at Publisher · View at Google Scholar
  29. Y. Zhao, K. Kita, K. Kyuno, and A. Toriumi, “Dielectric and electrical properties of amorphous La1-x Tax Oy films as higher-k gate insulators,” Journal of Applied Physics, vol. 105, no. 3, Article ID 034103, 2009. View at Publisher · View at Google Scholar
  30. Y. Zhao, “Design of higher-k and more stable rare earth oxides as gate dielectrics for advanced CMOS devices,” Materials, vol. 5, no. 8, pp. 1413–1438, 2012. View at Publisher · View at Google Scholar · View at Scopus
  31. H. Matsubara, T. Sasada, M. Takenaka, and S. Takagi, “Evidence of low interface trap density in GeO2/Ge metal-oxide-semiconductor structures fabricated by thermal oxidation,” Applied Physics Letters, vol. 93, no. 3, Article ID 032104, 2008. View at Publisher · View at Google Scholar
  32. D. Kuzum, T. Krishnamohan, A. J. Pethe et al., “Ge-interface engineering with ozone oxidation for low interface-state density,” IEEE Electron Device Letters, vol. 29, no. 4, pp. 328–330, 2008. View at Publisher · View at Google Scholar
  33. R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka, and S. Takagi, “Al2O3/GeOx/Ge gate stacks with low interface trap density fabricated by electron cyclotron resonance plasma postoxidation,” Applied Physics Letters, vol. 98, no. 11, Article ID 112902, 2011. View at Publisher · View at Google Scholar
  34. C. H. Lee, T. Tabata, T. Nishimura, K. Nagashio, K. Kita, and A. Toriumi, “Ge/GeO2 interface control with high-pressure oxidation for improving electrical characteristics,” Applied Physics Express, vol. 2, no. 7, Article ID 071404, 2009. View at Publisher · View at Google Scholar · View at Scopus
  35. C. H. Lee, T. Tabata, T. Nishimura, K. Nagashio, K. Kita, and A. Toriumi, “Ge/GeO2 interface control with high pressure oxidation for improving electrical characteristics,” ECS Transactions, vol. 19, no. 1, pp. 165–173, 2009. View at Google Scholar
  36. T. Nishimura, C. H. Lee, T. Tabata et al., “High-electron-mobility Ge n-channel metal-oxide-semiconductor field-effect transistors with high-pressure oxidized Y2O3,” Applied Physics Express, vol. 4, no. 6, Article ID 064201, 2011. View at Publisher · View at Google Scholar
  37. C. H. Lee, T. Nishimura, K. Nagashio, K. Kita, and A. Toriumi, “High-electron-mobility Ge/GeO2 n-MOSFETs with two-step oxidation,” IEEE Transactions on Electron Devices, vol. 58, no. 5, pp. 1295–1301, 2011. View at Publisher · View at Google Scholar · View at Scopus
  38. C. H. Lee, C. Lu, T. Tabata, T. Nishimura, K. Nagashio, and A. Toriumi, “Enhancement of high-Ns electron mobility in sub-nm EOT Ge n-MOSFETs,” in Proceedings of the Symposium on VLSI Technology Digest of Technical, T29, p. T28, Kyoto, Japan, June 2013.
  39. C. H. Lee, T. Nishimura, C. Lu, W. Zhang, K. Nagashio, and A. Toriumi, “Significant enhancement of high-N-s electron mobility in Ge n-MOSFETs with atomically flat Ge/GeO2 interface,” ECS Transactions, vol. 61, pp. 147–156, 2014. View at Google Scholar
  40. S. Takagi, R. Zhang, and M. Takenaka, “Ge gate stacks based on Ge oxide interfacial layers and the impact on MOS device properties,” Microelectronic Engineering, vol. 109, pp. 389–395, 2013. View at Publisher · View at Google Scholar · View at Scopus
  41. R. Xie, T. H. Phung, W. He et al., “High mobility high-π/Ge pMOSFETs with 1 nm EOT-new concept on interface engineering and interface characterization,” in Proceedings of the IEDM Technical Digest, pp. 1–4, San Francisco, Calif, USA, 2008.
  42. S.-S. Sheu, P.-C. Chiang, W.-P. Lin et al., “A 5ns fast write multi-level non-volatile 1Kb its RRAM memory with advance write scheme,” in Proceedings of the IEEE Symposium on VLSI Technology. Digest of Technical Papers, pp. 82–83, 2009.
  43. S.-S. Sheu, P.-C. Chiang, W.-P. Lin et al., “A 5ns fast write multi-level non-volatile 1Kbits RRAM memory with advance write scheme,” in Proceedings of the IEEE VLSI Symposium Technical Digest, pp. 82–83, 2009.
  44. Y. Kamata, A. Takashima, Y. Kamimuta, and T. Tezuka, “New approach to form EOT-scalable gate stack with strontium germanide interlayer for high-k/Ge MISFETs,” in Proceedings of the IEEE Symposium on VLSI Technology. Digest of Technical Papers, pp. 78–79, 2009.
  45. R. Zhang, P. C. Huang, N. Taoka, M. Takenaka, and S. Takagi, “High mobility Ge pMOSFETs with 0.7 nm ultrathin EOT using HfO2/Al2O3/GeOx/Ge gate stacks fabricated by plasma post oxidation,” in Proceedings of the Symposium on VLSI Technology (VLSIT '12), pp. 161–162, June 2012. View at Publisher · View at Google Scholar · View at Scopus
  46. J. Sun, Z. Yang, Y. Geng et al., “Equivalent oxide thickness scaling of Al2O3/Ge metal—oxide—semiconductor capacitors with ozone post oxidation,” Chinese Physics B, vol. 22, no. 6, Article ID 067701, 2013. View at Publisher · View at Google Scholar
  47. X. Yang, S. Wang, X. Zhang et al., “Al2O3/GeOx gate stack on germanium substrate fabricated by in situ cycling ozone oxidation method,” Applied Physics Letters, vol. 105, no. 9, Article ID 092101, 2014. View at Publisher · View at Google Scholar
  48. Y. Fukuda, Y. Yazaki, Y. Otani, T. Sato, H. Toyota, and T. Ono, “Low-temperature formation of high-quality GeO2 interlayer for high-κ gate dielectrics/Ge by electron-cyclotron-resonance plasma techniques,” IEEE Transactions on Electron Devices, vol. 57, no. 1, pp. 282–287, 2010. View at Publisher · View at Google Scholar · View at Scopus
  49. Q. Xie, D. Deduytsche, M. Schaekers et al., “Effective electrical passivation of Ge(100) for HfO2 gate dielectric layers using O2 plasma,” Electrochemical and Solid-State Letters, vol. 14, no. 5, pp. G20–G22, 2011. View at Publisher · View at Google Scholar · View at Scopus
  50. D. Kuzum, T. Krishnamohan, A. Nainani et al., “Experimental demonstration of high mobility Ge NMOS,” in Proceedings of the International Electron Devices Meeting (IEDM '09), Technical Digest, pp. 1–4, Baltimore, Md, USA, December 2009. View at Publisher · View at Google Scholar