Design of Low Power and Efficient Carry Select Adder Using 3-T XOR Gate

Figure 5

Proposed 8-bit CSLA.