Design of Low Power and Efficient Carry Select Adder Using 3-T XOR Gate

Figure 8

Power, delay, and PDP comparison of various CSLAs.

(a)

(b)

(c)