A Substrate-and-Gate Triggering NMOS Device for High ESD Reliability in Deep Submicrometer Technology
Figure 6
(a) The simulated gate voltage transient response with different gate capacitance parameters for the RC gate-coupling case. (b) The simulated gate voltage transient response with different gate capacitance parameters for the RC-SGT case.
