- About this Journal ·
- Abstracting and Indexing ·
- Aims and Scope ·
- Article Processing Charges ·
- Articles in Press ·
- Author Guidelines ·
- Bibliographic Information ·
- Citations to this Journal ·
- Contact Information ·
- Editorial Board ·
- Editorial Workflow ·
- Free eTOC Alerts ·
- Publication Ethics ·
- Reviewers Acknowledgment ·
- Submit a Manuscript ·
- Subscription Information ·
- Table of Contents
ElectroComponent Science and Technology
Volume 5 (1978), Issue 1, Pages 33-40
Some Aspects of Multilayer Ceramic Chip Capacitors for Hybrid Circuits
Philips Elcoma Division, Eindhoven, The Netherlands
Received 23 June 1977
Copyright © 1978 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
It is shown that both European and American standardization committees specify the dimensions in the same grid and that there is no standardization of the thickness in relation to the capacitance.
Of the ceramic dielectrics, special attention is paid to the instability of capacitance and losses of type II materials due to temperature and voltage treatment.
The conductivity of the inner electrodes determines the losses at 1 MHz in type I dielectrics. It is shown that the economically interesting partial replacement of Pd by Ag can cause an increase in the losses: other substitute metals seem more promising.
The last aspect discussed is the end terminations of the capacitors. In the case of silver/palladium end terminations the Ag/Pd ratio should be smaller than two.