Active and Passive Electronic Components / 2014 / Article / Fig 6

Research Article

Implementation of Power Efficient Flash Analogue-to-Digital Converter

Figure 6

Schematic of Gray Code encoder using DCVS logic.
723053.fig.006a
(a) Gray code BIT-0 generation circuit
723053.fig.006b
(b) Gray code BIT-1 generation circuit
723053.fig.006c
(c) Gray code BIT-2 generation circuit
723053.fig.006d
(d) Gray code BIT-3 generation circuit
723053.fig.006e
(e) Gray code BIT-4 generation circuit

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at help@hindawi.com to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.