Research Article

CMOS Realization of All-Positive Pinched Hysteresis Loops

Figure 11

Simulated characteristics for .