Journals
Publish with us
Publishing partnerships
About us
Blog
Complexity
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
Complexity
/
2017
/
Article
/
Fig 13
/
Research Article
CMOS Realization of All-Positive Pinched Hysteresis Loops
Figure 13
Time-domain behavior of the circuit in Figure
1(a)
for
1 kHz and linearization of
.