CMOS Realization of All-Positive Pinched Hysteresis Loops

Figure 14

Simulated characteristics for the circuit in Figure 1(b) with 400 Hz, 700 Hz, and 2 kHz and linearization of .