CMOS Realization of All-Positive Pinched Hysteresis Loops

Figure 2

(a) Plot of memristance versus capacitor voltage when ,  kΩ,  kΩ, and . (b) Plot of versus frequency when  μF.

(a)

(b)