Exploiting Dual-Output Programmable Blocks to Balance Secure Dual-Rail Logics

Figure 2

Secure return-to-null protocol for a constant activity of the WDDL AND gate depicted in Figure 1.