Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2010, Article ID 390545, 15 pages
http://dx.doi.org/10.1155/2010/390545
Research Article

Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures

IRISA, Université de Rennes, 6 rue de Kerampont, BP 80518, 22302 Lannion, France

Received 1 July 2009; Accepted 30 November 2009

Academic Editor: Elías Todorovich

Copyright © 2010 Ludovic Devaux et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. FOSFOR, http://users.polytech.unice.fr/~fmuller/fosfor/.
  2. D. Cozzi, C. Far, A. Meroni, V. Rana, M. D. Santambrogio, and D. Sciuto, “Reconfigurable NoC design flow for multiple applications run-time mapping on FPGA devices,” in Proceedings of the 19th ACM Great Lakes Symposium on VLSI (GLSVLSI '09), pp. 421–424, Boston, Mass, USA, May 2009. View at Publisher · View at Google Scholar · View at Scopus
  3. Altera, “Stratix IV Device Handbook—Volume 1,” ver 4.0, November 2009.
  4. Altera, “Stratix IV Device Handbook—Volume 2,” ver 4.0, November 2009.
  5. ATMEL, “AT40K05/10/20/40AL. 5K–50K Gate FPGA with DSP Optimized Core Cell and Distributed FreeRam, Enhanced Performance Improvement and Bi-directional I/Os (3.3 V),” revision F, 2006.
  6. Xilinx, “Virtex-5 FPGA Configuration User Guide,” v3.5, 2008.
  7. “PlanAhead User Guide—version 1.1,” Xilinx, 2008.
  8. Xilinx, “Difference-Based Partial Reconfiguration, Application Note XAPP290,” 2007.
  9. F. Moraes, N. Calazans, L. Mller, E. Brio, and E. Carvalho, “Dynamic and partial reconfiguration in FPGA SoCs: requirements tools and a case study,” in New Algorithms, Architectures and Applications for Reconfigurable Computing, pp. 157–168, Springer, New York, NY, USA, 2005. View at Google Scholar
  10. J. Becker, M. Hubner, G. Hettich, R. Constapel, J. Eisenmann, and J. Luka, “Dynamic and partial FPGA exploitation,” Proceedings of the IEEE, vol. 95, no. 2, pp. 438–452, 2007. View at Publisher · View at Google Scholar · View at Scopus
  11. D. Koch, C. Beckhoff, and J. Teich, “Recobus-builder—a novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '08), pp. 119–124, Heidelberg, Germany, September 2008. View at Publisher · View at Google Scholar · View at Scopus
  12. A. Thomas and J. Becker, “Dynamic adaptive runtime routing techniques in multigrain reconfigurable hardware architectures,” in Field Programmable Logic and Application, vol. 3203 of Lecture Notes in Computer Science, pp. 115–124, Springer, Berlin, Germany, 2004. View at Publisher · View at Google Scholar
  13. S. Winegarden, “Bus architecture of a system on a chip with user-configurable system logic,” IEEE Journal of Solid-State Circuits, vol. 35, no. 3, pp. 425–433, 2000. View at Publisher · View at Google Scholar · View at Scopus
  14. T. Seceleanu, J. Plosila, and P. Liljeberg, “On-chip segmented bus: a self timed approach,” in Proceedings of the Annual IEEE International ASIC/SOC Conference—System-on-Chip in a Networked World, pp. 216–220, September 2002.
  15. A. Ahmadinia, C. Bobda, J. Ding et al., “A practical approach for circuit routing on dynamic reconfigurable devices,” in Proceedings of the International Workshop on Rapid System Prototyping (RSP '05), pp. 84–90, Montreal, Canada, June 2005. View at Scopus
  16. L. Benini and G. De Micheli, “Networks on chips: a new SoC paradigm,” Computer, vol. 35, no. 1, pp. 70–78, 2002. View at Publisher · View at Google Scholar · View at Scopus
  17. E. Salminen, A. Kulmala, and T. D. Hamalainen, “Survey of network-on-chip proposals,” http://www.ocpip.org/white_papers.php.
  18. F. Moraes, N. Calazans, A. Mello, L. Moller, and L. Ost, “Hermes: an infrastructure for low area overhead packet-switching networks on chip,” Integration, the VLSI Journal, vol. 38, no. 1, pp. 69–93, 2004. View at Publisher · View at Google Scholar · View at Scopus
  19. C. Bobda and A. Ahmadinia, “Dynamic interconnection of reconfigurable modules on reconfigurable devices,” IEEE Design & Test of Computers, vol. 22, no. 5, pp. 443–451, 2005. View at Publisher · View at Google Scholar · View at Scopus
  20. C. Bobda, A. Ahmadinia, M. Majer, J. Teich, S. Fekete, and J. van der Veen, “DyNoC: a dynamic infrastructure for communication in dynamically reconfigurable devices,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '05), vol. 2005, pp. 153–158, Tampere, Finland, August 2005. View at Publisher · View at Google Scholar · View at Scopus
  21. T. Pionteck, R. Koch, and C. Albrecht, “Applying partial reconfiguration to networks-on-chips,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '06), pp. 155–160, Madrid, Spain, August 006. View at Publisher · View at Google Scholar · View at Scopus
  22. “Cell Broadband Engine Programming Handbook,” IBM, version, 1.11, 2008.
  23. C. Neeb and N. Wehn, “Designing efficient irregular networks for heterogeneous systems-on-chip,” Journal of Systems Architecture, vol. 54, no. 3-4, pp. 384–396, 2008. View at Publisher · View at Google Scholar · View at Scopus
  24. P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, “Performance evaluation and design trade-offs for network-on-chip interconnect architectures,” IEEE Transactions on Computers, vol. 54, no. 8, pp. 1025–1040, 2005. View at Publisher · View at Google Scholar · View at Scopus
  25. T. Bjerregaard and S. Mahadevan, “A survey of research and practices of network-on-chip,” ACM Computing Surveys, vol. 38, no. 1, pp. 71–121, 2006. View at Google Scholar · View at Scopus
  26. J. L. Hennessy and D. A. Patterson, “Appendix E: interconnection networks,” in Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Mateo, Calif, USA, 2006. View at Google Scholar
  27. H. Kariniemi and J. Nurmi, “Reusable XGFT interconnect IP for network-on-chip implementations,” in Proceedings of the International Symposium on System-on-Chip, pp. 95–102, Tampere, Finland, November 2004. View at Scopus
  28. H. Kariniemi, On-line reconfigurable extended generalized fat tree network-on-chip for multiprocessor system-on-chip circuits, Ph.D. dissertation, Tampere University of Technology, Tampere, Finland, 2006.
  29. “Synthesis and Simulation Design Guide—ISE 9.2i,” Xilinx, 2008.
  30. “ModelSim LE/PE Users Manual 6.5.c,” Mentor graphics, 2009.
  31. K. Park and H. Kim, “Remote FPGA Reconfiguration Using MicroBlaze or PowerPC Processors,” Application Note: XAPP441 (v1.1) ed., Xilinx.