Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2010, Article ID 787405, 9 pages
http://dx.doi.org/10.1155/2010/787405
Research Article

Power Characterisation for Fine-Grain Reconfigurable Fabrics

1Department of Computing, Imperial College London, London SW7 2AZ, UK
2Department of EEE, Imperial College London, London SW7 2AZ, UK
3Nokia Devices R&D, Tampere, Finland

Received 1 July 2009; Accepted 22 October 2009

Academic Editor: Elías Todorovich

Copyright © 2010 Tobias Becker et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. I. Kuon and J. Rose, “Measuring the gap between FPGAs and ASICs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 203–215, 2007. View at Publisher · View at Google Scholar · View at Scopus
  2. T. Tuan, A. Rahman, S. Das, S. Trimberger, and S. Kao, “A 90-nm low-power FPGA for battery-powered applications,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 296–300, 2007. View at Publisher · View at Google Scholar · View at Scopus
  3. “Groundhog benchmark suite,” Tech. Rep., Imperial College, London, UK, 2009, http://cc.doc.ic.ac.uk/projects/GROUNDHOG/.
  4. P. Jamieson, T. Becker, W. Luk, P. Y. K. Cheung, T. Rissa, and T. Pitkänen, “Benchmarking reconfigurable architectures in the mobile domain,” in Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 1–8, Napa, Calif, USA, April 2009.
  5. C. Piguet, Low-Power CMOS Circuits, CRC Press, Boca Raton, Fla, USA, 2005.
  6. O. S. Unsal, J. W. Tschanz, K. Bowman et al., “Impact of parameter variations on circuits and microarchitecture,” IEEE Micro, vol. 26, no. 6, pp. 30–39, 2006. View at Publisher · View at Google Scholar · View at Scopus
  7. V. George, H. Zhang, and J. Rabaey, “The design of a low energy FPGA,” in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '99), pp. 188–193, San Diego, Calif, USA, August 1999. View at Scopus
  8. L. Shang, A. S. Kaviani, and K. Bathala, “Dynamic power consumption in VirtexTM-II FPGA family,” in Proceedings of the 10th ACM International Symposium on Field Programmable Gate Arrays (FPGA '02), pp. 157–164, Monterey, Calif, USA, February 2002. View at Scopus
  9. Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet,” Xilinx Inc., May 2007.
  10. A. Gayasen, K. Lee, V. Narayanan, M. Kandemir, M. J. Irwin, and T. Tuan, “A dual-VDD low power FPGA architecture,” in Proceedings of the 14th International Conference on Field Programmable Logic and Its Application (FPL '04), vol. 3203, pp. 145–157, Leuven, Belgium, August-September 2004. View at Scopus
  11. R. Tessier, S. Swaminathan, R. Ramaswamy, D. Goeckel, and W. Burleson, “A reconfigurable, power-efficient adaptive Viterbi decoder,” IEEE Transactions on VLSI Systems, vol. 13, no. 4, pp. 484–488, 2005. View at Publisher · View at Google Scholar · View at Scopus
  12. J. Becker, M. Hübner, and M. Ullmann, “Power estimation and power measurement of Xilinx Virtex FPGAs: trade-offs and limitations,” in Proceedings of the 16th Symposium on Integrated Circuits and Systems Design (SBCCI '03), pp. 283–288, Sao Paulo, Brazil, September 2003.
  13. S. Lopez-Buedo, J. Garrido, and E. Boemo, “Thermal testing on reconfigurable computers,” IEEE Design and Test of Computers, vol. 17, no. 1, pp. 84–91, 2000. View at Publisher · View at Google Scholar · View at Scopus
  14. J. Lamoureux and S. J. E. Wilton, “On the trade-off between power and flexibility of FPGA clock networks,” ACM Transactions Reconfigurable Technology and Systems, vol. 1, no. 3, pp. 1–33, 2008. View at Google Scholar
  15. Power vs. Performance: The 90 nm Inflection Point,” White Paper, Xilinx Inc., 2006.
  16. 40-nm FPGA Power Management and Advantages,” White Paper, Altera Inc., 2008.
  17. Spartan-3 Generation FPGA User Guide v.1.2,” Xilinx Inc., April 2007.
  18. MachXO Family Data Sheet,” Lattice, June 2009.
  19. Igloo Handbook,” Actel, April 2009.
  20. iCE65 Ultra Low-Power Programmable Logic Family Data Sheet,” SiliconBlue, June 2009.
  21. D. B. Thomas and W. Luk, “High quality uniform random number generation using LUT optimised state-transition matrices,” The Journal of VLSI Signal Processing, vol. 47, no. 1, pp. 77–92, 2007. View at Publisher · View at Google Scholar · View at Scopus
  22. Using Suspend Mode in Spartan-3 Generation FPGA,” Xilinx Inc., May 2007.
  23. Virtex-5 Family Platfrom Overview LX and LXT Platforms v2.2,” Xilinx Inc., January 2007.