Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2011, Article ID 671546, 12 pages
http://dx.doi.org/10.1155/2011/671546
Research Article

Reconfiguration Techniques for Self-X Power and Performance Management on Xilinx Virtex-II/Virtex-II-Pro FPGAs

Institut für Technik der Informationsverarbeitung (ITIV), Karlsruher Institut für Technologie (KIT), Vincenz-Prießnitz-Straße 1, 76131 Karlsruhe, Germany

Received 29 August 2010; Accepted 14 December 2010

Academic Editor: Michael Hübner

Copyright © 2011 Christian Schuck et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. A. Bower, W. Luk, O. Mencer, M. J. Flynn, and M. Morf, “Dynamic clock-frequencies for FPGAs,” Microprocessors and Microsystems, vol. 30, no. 6, pp. 388–397, 2006, special issue on FPGA’s. View at Publisher · View at Google Scholar
  2. I. Brynjolfson and Z. Zilic, “FPGA clock management for low power,” in Proceedings of International Symposium on Field-Programmable Gate Arrays (FPGA '00), 2000.
  3. J. Becker, K. Brändle, U. Brinkschulte et al., “Digital on-demand computing organism for real-time systems,” in Proceedings of the 19th International Conference on Architecture of Computing Systems(ARCS '06), W. Karl et al., Ed., 2006.
  4. C. Schuck, S. Lamparth, and J. Becker, “artNoC—a novel multi-functional router architecture for organic computing,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '07), pp. 371–376, August 2007. View at Publisher · View at Google Scholar · View at Scopus
  5. C. Schuck, B. Haetzer, and J. Becker, “An interface for a dezentralized 2D-reconfiguration on Xilinx Virtex-FPGAs for organic computing,” in Proceedings of Reconfigurable Communication-Centric SoCs (ReCoSoC '08), 2008.
  6. Z. Yan, J. Roivainen, and A. Mämmelä, “Clock-gating in FPGAs: a novel and comparative evaluation,” in Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools (DSD '06), pp. 584–588, September 2006. View at Publisher · View at Google Scholar · View at Scopus
  7. I. Brynjolfson and Z. Zilic, “Dynamic clock management for low power applications in FPGAs,” in Proceedings of the 22nd Annual Custom Integrated Circuits Conference (CICC '00), pp. 139–142, May 2000. View at Scopus
  8. “Xilinx Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet,” DS083 (v4.7) November 2007.
  9. “Xilinx Virtex-II Pro and Virtex-II Pro X FPGA User Guide,” UG012 (V4.2) November 2007.