Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2011, Article ID 952560, 14 pages
http://dx.doi.org/10.1155/2011/952560
Research Article

Experiment Centric Teaching for Reconfigurable Processors

Université de Brest, CNRS, UMR 3192 Lab-STICC, ISSTB, 20 avenue Le Gorgeu, 29285 Brest, France

Received 22 July 2010; Accepted 17 December 2010

Academic Editor: Michael Hübner

Copyright © 2011 Loïc Lagadec et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. M. Filloque, E. Gautrin, and B. Pottier, “Efficient global computations on a processor network with programmable logic,” in Parallel Architectures and Languages Europe (PARLE '91), pp. 69–82, 1991.
  2. L. Lagadec and B. Pottier, “Object oriented meta tools for reconfigurable architectures,” in Reconfigurable Technology: FPGAs for Computing and Applications II, Proceedings of SPIE, pp. 69–79, November 2000. View at Publisher · View at Google Scholar · View at Scopus
  3. L. Lagadec and D. Picard, “Software-like debugging methodology for reconfigurable platforms,” in Proceedings of the 23rd IEEE International Parallel and Distributed Processing Symposium (IPDPS '09), May 2009. View at Publisher · View at Google Scholar · View at Scopus
  4. S. R. Alpert, K. Brown, and B. Woolf, The Design Patterns Smalltalk Companion, Addison-Wesley, Boston, Mass, USA, 1998.
  5. E. M. Sentovich et al., “Sis: a system for sequential cirquit synthesis,” Tech. Rep. UCB/ERL M92/41, Department of Electrical Engineering and Computer Science, Berkeley, Calif, USA, May 1992. View at Google Scholar
  6. “Madeo-web, the madeo+ web version,” http://stiff.univ-brest.fr/MADEO-WEB/.
  7. P. M. Athanas and H. F. Silverman, “Processor reconfiguration through instruction-set metamorphosis,” Computer, vol. 26, no. 3, pp. 11–18, 1993. View at Publisher · View at Google Scholar · View at Scopus
  8. R. Razdan, K. S. Brace, and M. D. Smith, “PRISC software acceleration techniques,” in Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 145–149, October 1994.
  9. T. J. Callahan, J. R. Hauser, and J. Wawrzynek, “Garp architecture and C compiler,” Computer, vol. 33, no. 4, pp. 62–69, 2000. View at Publisher · View at Google Scholar · View at Scopus
  10. F. Campi, R. Canegallo, and R. Guerrieri, “Ip-reusable 32-bit vliw risc core,” in Proceedings of the 27th European Solid-State Circuits Conference, pp. 445–448, 2001.
  11. S. Vassiliadis, S. Wong, G. N. Gaydadjiev, K. L. M. Bertels, G. Kuzmanov, and E. M. Panainte, “The MOLEN polymorphic processor,” IEEE Transactions on Computers, vol. 53, no. 11, pp. 1363–1375, 2004. View at Publisher · View at Google Scholar · View at Scopus
  12. V. Angelov and V. Lindenstruth, “The educational processor Sweet-16,” in Proceedings of the 19th International Conference on Field Programmable Logic and Applications (FPL '09), pp. 555–559, August 2009. View at Publisher · View at Google Scholar
  13. R. Hartenstein, M. Herz, T. Hoffmann, and U. Nageldinger, “Using the KressArray for reconfigurable computing,” in Configuralble Computing: Technology and Applications, Proceedings of SPIE, pp. 150–161, November 1998. View at Publisher · View at Google Scholar · View at Scopus
  14. S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Matt, and R. R. Taylor, “PipeRench: a reconfigurable architecture and compiler,” Computer, vol. 33, no. 4, pp. 70–77, 2000. View at Publisher · View at Google Scholar · View at Scopus
  15. J. Becker and M. Vorbach, “Coarse-grain reconfigurable XPP devices for adaptive high-end mobile video-processing,” in Proceedings of IEEE International SOC Conference, pp. 165–166, September 2004. View at Scopus
  16. G. Lu, M. hau Lee, H. Singh, N. Bagherzadeh, F. J. Kurdahi, and E. M. Filho, “Morphosys: a reconfigurable processor targeted to high performance image application,” in Proceedings of the International Symposium on Parallel and Distributed Processing, pp. 661–669, 1999.
  17. F. Campi, A. Deledda, M. Pizzotti et al., “A dynamically adaptive DSP for heterogeneous reconfigurable platforms,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 9–14, April 2007. View at Publisher · View at Google Scholar · View at Scopus
  18. C. Mucci, C. Chiesa, A. Lodi, M. Toma, and F. Campi, “A C-based algorithm development flow for a reconfigurable processor architecture,” in Proceedings of the International Symposium on System-on-Chip (SoC '03), pp. 69–73, November 2003.
  19. L. Lagadec, B. Pottier, and O. Villellas-Guillen, “A lut-based high level synthesis framework for reconfigurable architectures,” in Domain- Specific Processors : Systems, Architectures, Modeling, and Simulation, S. Batttacharyya, E. Deprettere, and J. Teich, Eds., pp. 19–39, Marcel Dekker, 2003. View at Google Scholar
  20. J. M. Lin and Y. W. Chang, “TCG: a transitive closure graph-based representation for non-slicing floorplans,” in Proceedings of the 38th Design Automation Conference, pp. 764–769, June 2001. View at Scopus
  21. “Modelsim,” http://www.model.com/.
  22. D. Picard and L. Lagadec, “Multilevel simulation of heterogeneous reconfigurable platforms,” International Journal of Reconfigurable Computing, vol. 2009, Article ID 162416, 12 pages, 2009. View at Publisher · View at Google Scholar
  23. R. Schank, Tech. Rep., Institute for the Learning Sciences (ILS), Northwestern University.
  24. A. Lodi, M. Toma, and F. Campi, “A pipelined configurable gate array for embedded processors,” in Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '03), pp. 21–29, February 2003.
  25. L. McMurchie and C. Ebeling, “PathFinder: a negotiation-based performance-driven router for FPGAs,” in Proceedings of the 3rd ACM International Symposium on Field-Programmable Gate Arrays, pp. 111–117, February 1995. View at Scopus