Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2012, Article ID 298561, 14 pages
http://dx.doi.org/10.1155/2012/298561
Research Article

Adaptive Multiclient Network-on-Chip Memory Core: Hardware Architecture, Software Abstraction Layer, and Application Exploration

1Institute for Data Processing and Electronics, Karlsruhe Institute of Technology, 76344 Eggenstein-Leopoldshafen, Germany
2Object Recognition Department, Fraunhofer IOSB, 76275 Ettlingen, Germany
3Institute for Information Processing Technology, Karlsruhe Institute of Technology, 76128 Karlsruhe, Germany
4Chair for Embedded Systems in Information Technology, Ruhr-University of Bochum, 44780 Bochum, Germany

Received 4 May 2012; Accepted 3 October 2012

Academic Editor: René Cumplido

Copyright © 2012 Diana Göhringer et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. D. Göhringer, Flexible design and dynamic utilization of adaptive scalable multi-core systems [Ph.D. thesis], Dr. Hut München, 2011.
  2. D. Göhringer, L. Meder, M. Hübner, and J. Becker, “Adaptive multi-client network-on-chip memory,” in Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig '11), pp. 7–12, Cancun, Mexico, 2011.
  3. MPI, “A message-passing interface standard,” Version 2.2, Message Passing Interface Forum, September 2009, http://www.mpi-forum.org/.
  4. Xilinx, “LogiCORE IP Processor Local Bus (PLB) v4.6 (v1.05a),” DS531, September 2010, http://www.xilinx.com/.
  5. Xilinx, “LogiCORE IP Multi-Port Memory Controller (MPMC) (v6.01.a),” DS643, July 2010, http://www.xilinx.com/.
  6. N. Voros, A. Rosti, and M. Hübner, Dynamic System Reconfiguration in Heterogeneous Platforms: The MORPHEUS Approach, Springer, 2009.
  7. B. B. Fraguela, J. Renau, P. Feautrier, D. Padua, and J. Torrellas, “Programming the FlexRAM parallel intelligent memory system,” in Proceedings of the 9th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP ’03), pp. 49–60, New York, NY, USA, June 2003. View at Scopus
  8. R. Buchty, O. Mattes, and W. Karl, “Self-aware memory: managing distributed memory in an autonomous multi-master environment,” in Proceedings of the 21st International Conference on Architecture of Computing Systems (ARCS '08), pp. 98–116, Dresden, Germany, February 2008.
  9. Z. Dai and J. Zhu, “A bursty multi-port memory controller with quality-of-service guarantees,” in Proceedings of the 9th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 111), pp. 21–28, Taipei, Taiwan, October 2011.
  10. W. Kritikos, A. Schmidt, R. Sass, E. K. Anderson, and M. French, “Redsharc: a programming model and on-chip network for multi-core systems on a programmable chip,” International Journal of Reconfigurable Computing, vol. 2012, Article ID 872610, 11 pages, 2012. View at Publisher · View at Google Scholar
  11. K. Goossens, J. Dielissen, and A. Rǎdulescu, “Æthereal network on chip: concepts, architectures, and implementations,” IEEE Design and Test of Computers, vol. 22, no. 5, pp. 414–421, 2005. View at Publisher · View at Google Scholar · View at Scopus
  12. F. Lemonnier, P. Millet, G. M. Almeida et al., “Towards future adaptive multiprocessor systems-on-chip: an innovative approach for flexible architectures,” in Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XII), Samos, Greece, July 2012.
  13. Xilinx, “Fast Simplex Link (FSL) Bus (v2.11a),” DS449, June 2007, http://www.xilinx.com/.
  14. S. Werner, O. Oey, D. Göhringer, M. Hübner, and J. Becker, “Virtualized on-chip distributed computing for heterogeneous reconfigurable multi-core systems,” in Proceedings of the Design, Automation & Test in Europe (DATE '12), pp. 280–283, Dresden, Germany, March 2012.
  15. D. G. Lowe, “Distinctive image features from scale-invariant keypoints,” International Journal of Computer Vision, vol. 60, no. 2, pp. 91–110, 2004. View at Publisher · View at Google Scholar · View at Scopus