Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2014 (2014), Article ID 279673, 21 pages
http://dx.doi.org/10.1155/2014/279673
Research Article

Distance-Ranked Fault Identification of Reconfigurable Hardware Bitstreams via Functional Input

Department of Electrical Engineering and Computer Science, University of Central Florida, Orlando, FL 32816, USA

Received 29 September 2013; Revised 26 December 2013; Accepted 9 January 2014; Published 17 March 2014

Academic Editor: Walter Stechele

Copyright © 2014 Naveed Imran and Ronald F. DeMara. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. E. Stott and P. Y. K. Cheung, “Improving FPGA reliability with wear-levelling,” in Proceedings of the 21st International Conference on Field Programmable Logic and Applications (FPL '11), pp. 323–328, September 2011. View at Publisher · View at Google Scholar · View at Scopus
  2. S. Mitra and E. McCluskey, “Which concurrent error detection scheme to choose?” in Proceedings of the International Test Conference, pp. 985–994, 2000.
  3. K. Zhang, R. F. DeMara, and C. A. Sharma, “Consensusbased evaluation for fault isolation and on-line evolutionary regeneration,” in Proceedings of the International Conference in Evolvable Systems (ICES '05), pp. 12–24, 2005.
  4. F. P. Preparata, G. Metze, and R. T. Chien, “On the connection assignment problem of diagnosable systems,” IEEE Transactions on Electronic Computers, vol. 16, pp. 848–854, 1967. View at Google Scholar
  5. J. D. Russell and C. R. Kime, “System fault diagnosis: closure and diagnosability with repair,” IEEE Transactions on Computers, vol. C-24, no. 11, pp. 1078–1089, 1975. View at Publisher · View at Google Scholar · View at Scopus
  6. A. D. Friedman and L. Simoncini, “System-level fault diagnosis,” Computer, vol. 13, no. 3, pp. 47–53, 1980. View at Publisher · View at Google Scholar · View at Scopus
  7. G. W. Greenwood, “On the practicality of using intrinsic reconfiguration for fault recovery,” IEEE Transactions on Evolutionary Computation, vol. 9, no. 4, pp. 398–405, 2005. View at Publisher · View at Google Scholar · View at Scopus
  8. J. C. Laprie, “Dependable computing and fault tolerance : concepts and terminology,” in Proceedings of the 25th International Symposium on Fault-Tolerant Computing-Highlights from Twenty-Five Years, June 1995.
  9. M. Malek, “A comparison connection assignment for diagnosis of multiprocessor systems,” in Proceedings of the 7th annual symposium on Computer Architecture (ISCA '80), pp. 31–36, ACM, New York, NY, USA, 1980.
  10. C. Carmichael, “Triple module redundancy design techniques for virtex FPGAs,” Xilinx Application Note, Virtex Series XAPP197 (v1. 0. 1), 2006.
  11. F. Lima Kastensmidt, L. Sterpone, L. Carro, and M. Sonza Reorda, “On the optimal design of triple modular redundancy logic for SRAM-based FPGAs,” in Proceedings of the Design, Automation and Test in Europe (DATE '05), pp. 1290–1295, March 2005. View at Publisher · View at Google Scholar · View at Scopus
  12. B. Pratt, M. Caffrey, P. Graham, K. Morgan, and M. Wirthlin, “Improving FPGA design robustness with partial TMR,” in Proceedings of the 44th Annual IEEE International Reliability Physics Symposium (IRPS '06), pp. 226–232, March 2006. View at Publisher · View at Google Scholar · View at Scopus
  13. J. Sloan, D. Kesler, R. Kumar, and A. Rahimi, “A numerical optimization-based methodology for application robustification: transforming applications for error tolerance,” in Proceedings of the IEEE/IFIP International Conference on Dependable Systems and Networks (DSN '10), pp. 161–170, July 2010. View at Publisher · View at Google Scholar · View at Scopus
  14. M. Gao, H.-M. Chang, P. Lisherness, and K.-T. Cheng, “Time-multiplexed online checking,” IEEE Transactions on Computers, vol. 60, no. 9, pp. 1300–1312, 2011. View at Publisher · View at Google Scholar · View at Scopus
  15. E. Stott, P. Sedcole, and P. Y. K. Cheung, “Fault tolerant methods for reliability in FPGAs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '08), pp. 415–420, September 2008. View at Publisher · View at Google Scholar · View at Scopus
  16. M. Garvie and A. Thompson, “Scrubbing away transients and Jiggling around the permanent: Long survival of FPGA systems through evolutionary self-repair,” in Proceedings of the 10th IEEE International On-Line Testing Symposium (IOLTS '04), pp. 155–160, July 2004. View at Publisher · View at Google Scholar · View at Scopus
  17. D. Keymeulen, R. S. Zebulum, Y. Jin, and A. Stoica, “Fault-tolerant evolvable hardware using field-programmable transistor arrays,” IEEE Transactions on Reliability, vol. 49, no. 3, pp. 305–316, 2000. View at Publisher · View at Google Scholar · View at Scopus
  18. R. F. Demara, K. Zhang, and C. A. Sharma, “Autonomic fault-handling and refurbishment using throughput-driven assessment,” Applied Soft Computing Journal, vol. 11, no. 2, pp. 1588–1599, 2011. View at Publisher · View at Google Scholar · View at Scopus
  19. J. M. Emmert, C. E. Stroud, and M. Abramovici, “Online fault tolerance for FPGA logic blocks,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, no. 2, pp. 216–226, 2007. View at Publisher · View at Google Scholar · View at Scopus
  20. S. Dutt, V. Verma, and V. Suthar, “Built-in-self-test of FPGAs with provable diagnosabilities and high diagnostic coverage with application to online testing,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 2, pp. 309–326, 2008. View at Publisher · View at Google Scholar · View at Scopus
  21. M. Abramovici, C. E. Stroud, and J. M. Emmert, “Online BIST and BIST-based diagnosis of FPGA logic blocks,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 12, pp. 1284–1294, 2004. View at Publisher · View at Google Scholar · View at Scopus
  22. M. G. Gericota, G. R. Alves, M. L. Silva, and J. M. Ferreira, “Reliability and availability in reconfigurable computing: a basis for a common solution,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, no. 11, pp. 1545–1558, 2008. View at Publisher · View at Google Scholar · View at Scopus
  23. S. Mitra, W.-J. Huang, N. R. Saxena, S.-Y. Yu, and E. J. McCluskey, “Reconfigurable architecture for autonomous self-repair,” IEEE Design and Test of Computers, vol. 21, no. 3, pp. 228–240, 2004. View at Publisher · View at Google Scholar · View at Scopus
  24. Xilinx, Planahead 10. 1 User Guide, 2008.
  25. Xilinx, Virtex-4 FPGA Configuration User Guide (Ug071), 2009, http://www.xilinx.com/support/documentation/user_guides/ug071.pdf.
  26. Xilinx, Partial Reconfiguration User Guide, UG702 (v14. 3), 2012.
  27. Xilinx, Planahead User Guide, UG632 (v14. 3), 2012.
  28. E. P. Kim and N. R. Shanbhag, “Soft N-modular redundancy,” IEEE Transactions on Computers, vol. 61, no. 3, pp. 323–336, 2012. View at Publisher · View at Google Scholar · View at Scopus
  29. I. Koren and S. Y. H. Su, “Reliability analysis of n-modular redundancy systems with intermittent and permanent faults,” IEEE Transactions on Computers, vol. C-28, no. 7, pp. 514–520, 1979. View at Google Scholar · View at Scopus
  30. A. Leon-Garcia, Probability, Statistics, and Random Processes for Electrical Engineering, Pearson/Prentice Hall, 2008.
  31. C. A. B. Smith, “The counterfeit coin problem,” The Mathematical Gazette, vol. 31, no. 293, pp. 31–39, 1947. View at Google Scholar
  32. G. Iván and V. Grolmusz, “When the web meets the cell: using personalized PageRank for analyzing protein interaction networks,” Bioinformatics, vol. 27, no. 3, Article ID btq680, pp. 405–407, 2011. View at Publisher · View at Google Scholar · View at Scopus
  33. L. Page, S. Brin, R. Motwani, and T. Winograd, “The PageRank citation ranking: bringing order to the web,” Technical Report 1999-66, Stanford InfoLab, 1999. View at Google Scholar
  34. J. Liu, J. Luo, and M. Shah, “Recognizing realistic actions from videos in the Wild,” in Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops (CVPR Workshops '09), pp. 1996–2003, June 2009. View at Publisher · View at Google Scholar · View at Scopus
  35. M. M. Deza and E. Deza, Encyclopedia of Distances, Springer, 2009.
  36. B. Nadler, S. Lafon, R. R. Coifman, and I. G. Kevrekidis, “Diffusion maps, spectral clustering and eigenfunctions of Fokker-Planck operators,” in Advances in Neural Information Processing Systems, vol. 18, pp. 955–962, MIT Press, 2005. View at Google Scholar
  37. U. von Luxburg, “A tutorial on spectral clustering,” Technical Report TR-149, Max Planck Institute for Biological Cybernetics, 2007. View at Google Scholar
  38. S. Brin, “The anatomy of a large-scale hypertextual Web search engine 1,” Computer Networks, vol. 30, no. 1–7, pp. 107–117, 1998. View at Google Scholar · View at Scopus
  39. D. Gleich, P. Glynn, G. H. Golub, and C. Greif, “Three results on the PageRank vector: eigenstructure, sensitivity and the derivative,” in Proceedings of the Dagstuhl conference in Web retrieval and numerical linear algebra algorithms, A. Frommer, M. Mahoney, and D. Szyld, Eds., Internationales Begegnungs- und Forschungszentrum für Informatik (IBFI), Schloss Dagstuhl, Dagstuhl, Germany, 2007 2007.
  40. P. Berkhin, “A survey on PageRank computing,” Internet Mathematics, vol. 2, no. 1, pp. 73–120, 2005. View at Google Scholar
  41. D. Gleich, “pagerank at mathworks.com,” 2006, https://www.cs.purdue.edu/homes/dgleich/ .
  42. S. Yang, “Logic synthesis and optimization benchmarks version 3,” Tech. Rep., Microelectronics Center of North Carolina, 1991. View at Google Scholar
  43. N. Imran and R. F. DeMara, “A fault-handling methodology by promoting hardware configurations via pagerank,” in Proceedings of the ReSpace/MAPLD Conference, Albuquerque, New Mexico, 2011.
  44. R. C. Gonzalez and R. E. Woods, Digital Image Processing, Prentice Hall, Upper Saddle River, NJ, USA, 3rd edition, 2008.
  45. J. Huang and J. Lee, “Reconfigurable architecture for ZQDCT using computational complexity prediction and bitstream relocation,” IEEE Embedded Systems Letters, vol. 3, no. 1, pp. 1–4, 2011. View at Publisher · View at Google Scholar · View at Scopus
  46. N. Imran, J. Lee, and R. F. DeMara, “Fault demotion using reconfigurable slack (FaDReS),” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 7, pp. 1364–1368, 2013. View at Google Scholar
  47. Xilinx, Embedded System Tools Reference Manual, 2008, http://www.xilinx.com/support/documentation/sw_manuals/edk10_est_rm.pdf.
  48. K. V. Palem, L. N. B. Chakrapani, Z. M. Kedem, A. Lingamneni, and K. K. Muntimadugu, “Sustaining Moore's law in embedded computing through probabilistic and approximate design: retrospects and prospects,” in Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '09), pp. 1–10, ACM, New York, NY, USA, October 2009. View at Publisher · View at Google Scholar · View at Scopus
  49. V. K. Chippa, D. Mohapatra, A. Raghunathan, K. Roy, and S. T. Chakradhar, “Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency,” in Proceedings of the 47th Design Automation Conference (DAC '10), pp. 555–560, June 2010. View at Publisher · View at Google Scholar · View at Scopus
  50. D. Mohapatra, G. Karakonstantis, and K. Roy, “Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator,” in Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED '09), pp. 195–200, ACM, New York, NY, USA, August 2009. View at Publisher · View at Google Scholar · View at Scopus
  51. G. Karakonstantis, N. Banerjee, and K. Roy, “Process-variation resilient and voltage-scalable dct architecture for robust low-power computing,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 10, pp. 1461–1470, 2010. View at Publisher · View at Google Scholar · View at Scopus
  52. A. Vavousis, A. Apostolakis, and M. Psarakis, “A fault tolerant approach for FPGA embedded processors based on runtime partial reconfiguration,” Journal of Electronic Testing, vol. 29, no. 6, pp. 805–823, 2013. View at Google Scholar
  53. P. S. Ostler, M. P. Caffrey, D. S. Gibelyou et al., “SRAM FPGA reliability analysis for harsh radiation environments,” IEEE Transactions on Nuclear Science, vol. 56, no. 6, pp. 3519–3526, 2009. View at Publisher · View at Google Scholar · View at Scopus
  54. N. Imran, R. Ashraf, and R. F. DeMara, “On-demand fault scrubbing using adaptive modular redundancy,” in Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '13), pp. 22–25, Las Vegas, Nev, USA, July 2013.
  55. J. Heiner, N. Collins, and M. Wirthlin, “Fault tolerant ICAP controller for high-reliable internal scrubbing,” in Proceedings of the IEEE Aerospace Conference (AC '28), March 2008. View at Publisher · View at Google Scholar · View at Scopus
  56. K. Papadimitriou, A. Dollas, and S. Hauck, “Performance of partial reconfiguration in FPGA systems: a survey and a cost model,” ACM Transactions on Reconfigurable Technology and Systems, vol. 4, pp. 36:1–36:24, 2011. View at Google Scholar
  57. J. M. Kleinberg, “Authoritative sources in a hyperlinked environment,” Journal of the ACM, vol. 46, no. 5, pp. 604–632, 1999. View at Google Scholar · View at Scopus
  58. R. Lempel and S. Moran, “SALSA: the stochastic approach for link-structure analysis,” ACM Transactions on Information Systems, vol. 19, no. 2, pp. 131–160, 2002. View at Google Scholar · View at Scopus