Research Article

Fuzzy Logic Based Hardware Accelerator with Partially Reconfigurable Defuzzification Stage for Image Edge Detection

Figure 3

Preprocessing unit functional block diagram.