Fuzzy Logic Based Hardware Accelerator with Partially Reconfigurable Defuzzification Stage for Image Edge Detection

Figure 8

Simulation of the defuzzification unit using nonoptimized approach.