Journals
Publish with us
Publishing partnerships
About us
Blog

Journal of Electrical and Computer Engineering

For authors For reviewers For editors Table of Contents

Journal of Electrical and Computer Engineering/
2009/
Article/
Fig 1 /

Research Letter

Chip-Level HARQ Chase Combining for HSUPA

Figure 1

Chip-level combining.

230276.fig.001

About Us
Contact us
Partnerships
Blog

Journals
Article Processing Charges
Print editions

Authors
Editors
Reviewers
Partnerships

Hindawi XML Corpus
Open Archives Initiative
Fraud prevention

Follow us:

Terms of Service

Responsible Disclosure Policy

Modern slavery statement

Cookie Preferences