Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2011, Article ID 936712, 23 pages
http://dx.doi.org/10.1155/2011/936712
Research Article

VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation

Embedded Computing Systems Group (E182/2), Technische Universität Wien, Treitlstraße 3, 1040 Vienna, Austria

Received 15 June 2011; Accepted 12 August 2011

Academic Editor: Jae-Yoon Sim

Copyright © 2011 Gottfried Fuchs and Andreas Steininger. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. G. Moore, “Progress in digital integrated electronics,” in Proceedings of the Technical Digest of IEEE International Electron Devices Meeting (IEDM '75), pp. 11–13, 1975.
  2. “International technology roadmap for semiconductors,” 2009, http://www.itrs.net/.
  3. L. Wissel, S. Pheasant, R. Loughran, C. LeBlanc, and B. Klaasen, “Managing soft errors in ASICs,” in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 85–88, May 2002. View at Scopus
  4. R. Baumann, “Soft errors in advanced computer systems,” IEEE Design and Test of Computers, vol. 22, no. 3, pp. 258–266, 2005. View at Publisher · View at Google Scholar · View at Scopus
  5. D. Rossi, M. Omaña, F. Toma, and C. Metra, “Multiple transient faults in logic: an issue for next generation ICs?” in Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '05), pp. 352–360, October 2005. View at Scopus
  6. A. Narasimhan and R. Sridhar, “Impact of variability on clock skew in H-tree clock networks,” in Proceedings of the 8th International Symposium on Quality Electronic Design (ISQED '07), pp. 458–463, March 2007. View at Publisher · View at Google Scholar · View at Scopus
  7. E. G. Friedman, “Clock distribution networks in synchronous digital integrated circuits,” Proceedings of the IEEE, vol. 89, no. 5, pp. 665–692, 2001. View at Google Scholar · View at Scopus
  8. P. J. Restle, C. A. Carter, J. P. Eckhardt et al., “The clock distribution of the power4 microprocessor,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '02), vol. 2, pp. 144–137, February 2002. View at Scopus
  9. M. Omaña, D. Rossi, and C. Metra, “Fast and low-cost clock deskew buffer,” in Proceedings of the 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '04), pp. 202–210, October 2004. View at Scopus
  10. D. W. Dobberpuhl, R. T. Witek, R. Allmon et al., “A 200-MHz 64-b dual-issue CMOS microprocessor,” IEEE Journal of Solid-State Circuits, vol. 27, no. 11, pp. 1555–1567, 1992. View at Publisher · View at Google Scholar · View at Scopus
  11. S. D. Naffziger, G. Colon-Bonet, T. Fischer, R. Riedlinger, T. J. Sullivan, and T. Grutkowski, “The implementation of the itanium 2 microprocessor,” IEEE Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1448–1460, 2002. View at Publisher · View at Google Scholar · View at Scopus
  12. W. Hu, R. Wang, Y. Chen et al., “Godson-3B: a 1 GHz 40W 8-core 128GFLOPS processor in 65 nm CMOS,” in Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC '11), pp. 76–77, 2011. View at Publisher · View at Google Scholar
  13. J. Calamia, “China’s godson gamble,” IEEE of Spectrum, vol. 48, no. 5, pp. 14–16, 2011. View at Google Scholar
  14. N. Seifert, P. Shipley, M. D. Pant, V. Ambrose, and B. Gill, “Radiation-induced clock jitter and race,” in Proceedings of the 43rd Annual IEEE International Reliability Physics Symposium, pp. 215–222, April 2005. View at Scopus
  15. D. M. Chapiro, Globally-asynchronous locally-synchronous systems, Ph.D. thesis, Stanford University, Palo Alto, Calif, USA, 1984.
  16. R. Ginosar, “Fourteen ways to fool your synchronizer,” in Proceedings of the 9th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC '03), pp. 89–96, May 2003. View at Publisher · View at Google Scholar · View at Scopus
  17. J. Muttersbach, T. Villiger, and W. Fichtner, “Practical design of globally-asynchronous locally-synchronous systems,” in Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '00), pp. 52–59, April 2000. View at Publisher · View at Google Scholar · View at Scopus
  18. R. Dobkin, R. Ginosar, and C. P. Sotiriou, “Data synchronization issues in GALS SoCs,” Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, vol. 10, pp. 170–179, 2004. View at Google Scholar · View at Scopus
  19. M. S. Maza and M. L. Aranda, “Interconnected rings and oscillators as gigahertz clock distribution nets,” in Proceedings of the 13th ACM Great Lakes Symposium on VLSI (GLSVLSI ’03), pp. 41–44, 2003.
  20. M. S. Maza and M. L. Aranda, “Analysis and verification of interconnected rings as clock distribution networks,” in Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI ’04), pp. 312–315, 2004.
  21. S. Fairbanks, “Method and apparatus for a distributed clock generator,” 2004, US patent no. US2004108876, http://v3.espacenet.com/textdoc?DB=EPODOCn&IDX=US2004108876.
  22. S. Fairbanks and S. Moore, “Self-timed circuitry for global clocking,” in Proceedings of the 7th International Symposium on Asynchronous Circuits and Systems, pp. 86–96, March 2005.
  23. S. Hauck, “Asynchronous design methodologies: an overview,” Proceedings of the IEEE, vol. 83, no. 1, pp. 69–93, 1995. View at Publisher · View at Google Scholar · View at Scopus
  24. A. J. Martin, M. Nyström, K. Papadantonakis et al., “The Lutonium:a sub-nanojoule asynchronous 8051 microcontroller,” in Proceedings of the 9th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC '03), pp. 14–23, May 2003. View at Publisher · View at Google Scholar · View at Scopus
  25. C. Uri, “Terabit crossbar switch core for multi-clock-domain SoCs,” in Proceedings of the 15th Symposium on High Performance Chips (HOT CHIPS '03), p. 102ff, 2003.
  26. J. Dama and A. Lines, “GHz asynchronous SRAM in 65nm,” in Proceedings of the 15th International Symposium on Asynchronous Circuits and Systems (ASYNC '09), pp. 85–94, May 2009. View at Publisher · View at Google Scholar · View at Scopus
  27. A. J. Martin, “The limitations to delay-insensitivity in asynchronous circuits,” in AUSCRYPT '90 Proceedings of the sixth MIT Conference on Advanced Research in VLSI, pp. 263–278, MIT Press, Cambridge, Mass, USA, 1990. View at Google Scholar
  28. W. Jang and A. J. Martin, “SEU-tolerant QDI circuits,” in Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC '05), pp. 156–165, March 2005. View at Scopus
  29. W. Friesenbichler, T. Panhofer, and M. Delvai, “Improving fault tolerance by using reconfigurable asynchronous circuits,” in Proceedings of the IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS '08), pp. 267–270, April 2008. View at Publisher · View at Google Scholar · View at Scopus
  30. M. Delvai, Design of an asynchronous processor based on code alternation logic—treatment of non-linear data paths, Ph.D. thesis, Technische Universität Wien, Institut für Technische Informatik, Vienna, Austria, 2005.
  31. D. Dolev, J. Y. Halpern, and H. R. Strong, “On the possibility and impossibility of achieving clock synchronization,” Journal of Computer and System Sciences, vol. 32, no. 2, pp. 230–250, 1986. View at Google Scholar · View at Scopus
  32. T. Polzer, T. Handl, and A. Steininger, “A metastability-free multi-synchronous communication scheme for SoCs,” in Proceedings of the 11th International Symposium on Stabilization, Safety, and Security of Distributed Systems (SSS '09), vol. 5873 of Lecture Notes in Computer Science, pp. 578–592, 2009. View at Publisher · View at Google Scholar
  33. M. Függer, U. Schmid, G. Fuchs, and G. Kempf, “Fault-tolerant distributed clock generation in VLSI systems-on-chip,” in Proceedings of the 6th European Dependable Computing Conference (EDCC '06), pp. 87–96, IEEE Computer Society Press, October 2006. View at Publisher · View at Google Scholar
  34. L. Lamport, “The mutual exclusion problem: part I–the theory of interprocess communication,” Journal of the ACM, vol. 33, no. 2, pp. 313–326, 1986. View at Publisher · View at Google Scholar · View at Scopus
  35. L. Lamport, “Arbitration-free synchronization,” Distributed Computing, vol. 16, no. 2-3, pp. 219–237, 2003. View at Publisher · View at Google Scholar · View at Scopus
  36. T. K. Srikanth and S. Toueg, “Optimal clock synchronization,” Journal of the ACM, vol. 34, no. 3, pp. 626–645, 1987. View at Publisher · View at Google Scholar · View at Scopus
  37. J. Widder and U. Schmid, “The Theta-Model: achieving synchrony without clocks,” Distributed Computing, vol. 22, no. 1, pp. 29–47, 2009. View at Publisher · View at Google Scholar · View at Scopus
  38. G. Fuchs, Fault-tolerant distributed algorithms for on-chip tick generation: concepts, implementations and evaluations, Ph.D. thesis, Vienna University of Technology, Fakultät für Informatik, Vienna, Austria, August 2009.
  39. J. Sparsø and S. Furber, Principles of Asynchronous Circuit Design, DIMES, 2001.
  40. M. Ferringer, G. Fuchs, A. Steininger, and G. Kempf, “VLSI implementation of a fault-tolerant distributed clock generation,” in Proceedings of the 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '06), pp. 563–571, October 2006. View at Publisher · View at Google Scholar · View at Scopus
  41. D. L. Black, “On the existence of delay-insensitive fair arbiters: trace theory and its limitations,” Distributed Computing, vol. 1, no. 4, pp. 205–225, 1986. View at Publisher · View at Google Scholar · View at Scopus
  42. A. J. Martin, “Compiling communicating processes into delay-insensitive VLSI circuits,” Distributed Computing, vol. 1, no. 4, pp. 226–234, 1986. View at Publisher · View at Google Scholar · View at Scopus
  43. I. E. Sutherland, “Micropipelines,” Communications of the ACM, Turing Award, vol. 32, no. 6, pp. 720–738, 1989. View at Google Scholar
  44. K. van Berkel, “Beware the isochronic fork,” Integration, the VLSI Journal, vol. 13, no. 2, pp. 103–128, 1992. View at Google Scholar · View at Scopus
  45. G. Fuchs, J. Grahsl, U. Schmid, A. Steininger, and G. Kempf, “Threshold Modules—Die Schlüsselelemente zur Verteilten Generierung eines Fehlertoleranten Taktes,” in Proceedings of the Austrian National Conference on the Design of Integrated Circuits and Systems (Austrochip '06), pp. 149–156, Vienna, Austria, October 2006.
  46. S. M. Nowick and C. W. O'Donnell, “On the existence of hazard-free multi-level logic,” in Proceedingsof the International Symposium on Asynchronous Circuits and Systems, pp. 109–120, May 2003. View at Publisher · View at Google Scholar
  47. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective, Addison Wesley Longman, Boston, Mass, USA, 1985.
  48. M. Fuegger, U. Schmid, G. Fuchs, A. Steininger, G. Kempf, and M. Sust, “Fault-tolerant distributed tick generation in VLSI systemson-chip,” Tech. Rep. 53/2009, Technische Universität Wien, Institut für Technische Informatik, Vienna, Austria, 2009. View at Google Scholar