Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2012, Article ID 105250, 14 pages
http://dx.doi.org/10.1155/2012/105250
Research Article

Parametric Yield-Driven Resource Binding in High-Level Synthesis with Multi-Vth/Vdd Library and Device Sizing

1Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA 16802, USA
2Department of Electronics Engineering, Tsinghua University, Beijing 100084, China
3Design Creation and Synthesis, Mentor Graphics Corporation, Wilsonville, OR 97070, USA

Received 3 August 2011; Revised 4 January 2012; Accepted 15 January 2012

Academic Editor: Zhiru Zhang

Copyright © 2012 Yibo Chen et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. P. Coussy and A. Morawiec, High-Level Synthesis: From Algorithm to Digital Circuit, Springer, 2009.
  2. W. T. Shiue, “High level synthesis for peak power minimization using ILP,” in Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors, pp. 103–112, July 2000. View at Scopus
  3. K. S. Khouri and N. K. Jha, “Leakage power analysis and reduction during behavioral synthesis,” IEEE Transactions on Very Large Scale Integration Systems, vol. 10, no. 6, pp. 876–885, 2002. View at Publisher · View at Google Scholar · View at Scopus
  4. X. Tang, H. Zhou, and P. Banerje, “Leakage power optimization with dual-Vth library in high-level synthesis,” in Proceedings of the 42nd Design Automation Conference (DAC '05), pp. 202–207, June 2005. View at Scopus
  5. W. L. Hung, X. Wu, and Y. Xie, “Guaranteeing performance yield in high-level synthesis,” in Proceedings of the International Conference on Computer-Aided Design (ICCAD '06), pp. 303–309, November 2006. View at Publisher · View at Google Scholar · View at Scopus
  6. J. Jung and T. Kim, “Timing variation-aware high-level synthesis,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '07), pp. 424–428, November 2007. View at Publisher · View at Google Scholar · View at Scopus
  7. F. Wang, G. Sun, and Y. Xie, “A variation aware high level synthesis framework,” in Proceedings of the Design, Automation and Test in Europe (DATE '08), pp. 1063–1068, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  8. G. Lucas, S. Cromar, and D. Chen, “FastYield: Variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization,” in Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC '09), pp. 61–66, January 2009. View at Publisher · View at Google Scholar · View at Scopus
  9. A. Srivastava, T. Kachru, and D. Sylvester, “Low-power-design space exploration considering process variation using robust optimization,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 1, pp. 67–78, 2007. View at Publisher · View at Google Scholar · View at Scopus
  10. K. Usami and M. Igarashi, “Low-power design methodology and applications utilizing dual supply voltages,” in Proceedings of the Design Automation Conference (ASPDAC '00), pp. 123–128, Yokohama, Japan, 2000.
  11. A. Srivastava and D. Sylvester, “Minimizing total power by simultaneous Vdd/Vth assignment,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 5, pp. 665–677, 2004. View at Publisher · View at Google Scholar · View at Scopus
  12. C. P. Chen, C. C. N. Chu, and D. F. Wong, “Fast and exact simultaneous gate and wire sizing by lagrangian relaxation,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '98), pp. 617–624, ACM, New York, NY, USA, 1998.
  13. S. Sirichotiyakul, T. Edwards, C. Oh et al., “Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing,” in Proceedings of the 1999 36th Annual Design Automation Conference (DAC '99), pp. 436–441, June 1999. View at Scopus
  14. L. Wei, K. Roy, and C. K. Koh, “Power minimization by simultaneous dual-Vth assignment and gate-sizing,” in Proceedings of the 22nd Annual Custom Integrated Circuits Conference (CICC '00), pp. 413–416, May 2000. View at Scopus
  15. P. Pant, R. K. Roy, and A. Chatterjee, “Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits,” IEEE Transactions on Very Large Scale Integration Systems, vol. 9, no. 2, pp. 390–394, 2001. View at Publisher · View at Google Scholar · View at Scopus
  16. T. Karnik, Y. Ye, J. Tschanz et al., “Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors,” in Proceedings of the 39th Annual Design Automation Conference (DAC '02), pp. 486–491, June 2002. View at Scopus
  17. S. Insup, P. Seungwhun, and S. Youngsoo, “Register allocation for high-level synthesis using dual supply voltages,” in Proceedings of the 46th ACM/IEEE Design Automation Conference (DAC '09), pp. 937–942, July 2009. View at Scopus
  18. S. P. Mohanty and E. Kougianos, “Simultaneous power fluctuation and average power minimization during nano-CMOS behavioral synthesis,” in Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID '07), pp. 577–582, January 2007. View at Publisher · View at Google Scholar · View at Scopus
  19. F. Wang, X. Wu, and Y. Xie, “Variability-driven module selection with joint design time optimization and post-silicon tuning,” in Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC '08), pp. 2–9, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  20. R. W. Keyes, “Physical limits in digital electronics,” Proceedings of the IEEE, vol. 63, no. 5, pp. 740–767, 1975. View at Google Scholar · View at Scopus
  21. D. S. Boning and S. Nassif, “Models of process variations in device and interconnect,” in Design of High Performance Microprocessor Circuits, IEEE Press, 2000. View at Google Scholar
  22. B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, “Analysis and mitigation of variability in subthreshold design,” in Proceedings of the International Symposium on Low Power Electronics and Design, pp. 20–25, August 2005. View at Scopus
  23. NCSU, “45 nm FreePDK,” http://www.eda.ncsu.edu/wiki/FreePDK.
  24. M. Meterelliyoz, A. Goel, J. P. Kulkarni, and K. Roy, “Accurate characterization of random process variations using a robust low-voltage high-sensitivity sensor featuring replica-bias circuit,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '10), pp. 186–187, February 2010. View at Publisher · View at Google Scholar · View at Scopus
  25. C. Jacoboni and P. Lugli, The Monte Carlo Method for Semiconductor Device Simulation, Springer, 1990.
  26. N. S. Kim, T. Austin, D. Blaauw et al., “Leakage current: Moore's law meets static power,” Computer, vol. 36, no. 12, pp. 68–64, 2003. View at Publisher · View at Google Scholar · View at Scopus
  27. K. M. Cao, W. C. Lee, W. Liu et al., “BSIM4 gate leakage model including source-drain partition,” in Proceedings of the IEEE International Electron Devices Meeting, pp. 815–818, December 2000. View at Scopus
  28. N. C. Beaulieu, A. A. Abu-Dayya, and P. J. McLane, “Comparison of methods of computing lognormal sum distributions and outages for digital wireless applications,” in Proceedings of the IEEE International Conference on Communications, pp. 1270–1275, May 1994. View at Scopus
  29. S. H. Kulkarni, A. N. Srivastava, and D. Sylvester, “A new algorithm for improved VDD assignment in low power dual VDD systems,” in Proceedings of the 2004 International Symposium on Lower Power Electronics and Design (ISLPED '04), pp. 200–205, August 2004. View at Scopus
  30. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching properties of MOS transistors,” IEEE Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1433–1440, 1989. View at Publisher · View at Google Scholar · View at Scopus
  31. J. Kwong and A. P. Chandrakasan, “Variation-driven device sizing for minimum energy sub-threshold circuits,” in Proceedings of the 11th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED '06), pp. 8–13, October 2006. View at Publisher · View at Google Scholar · View at Scopus
  32. S. A. Tawfik and V. Kursun, “Multi-Vth level conversion circuits for multi-VDD systems,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '07), pp. 1397–1400, May 2007. View at Scopus
  33. E. Aarts and J. K. Lenstra, Local Search in Combinatorial Optimization, Princeton University Press, 2003.
  34. A. Raghunathan and N. K. Jha, “Iterative improvement algorithm for low power data path synthesis,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 597–602, November 1995. View at Scopus
  35. F. Ishihara, F. Sheikh, and B. Nikolić, “Level conversion for dual-supply systems,” IEEE Transactions on Very Large Scale Integration Systems, vol. 12, no. 2, pp. 185–195, 2004. View at Publisher · View at Google Scholar · View at Scopus