Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2012, Article ID 267247, 17 pages
http://dx.doi.org/10.1155/2012/267247
Research Article

480 MHz 10-tap Clock Generator Using Edge-Combiner DLL for USB 2.0 Applications

1Hitachi Central Research Laboratory, 1-280, Higashi-Koigakubo Kokubunji-shi, Tokyo 185-8601, Japan
2Technology Development Unit, Mixed Signal Core Development Division, Converter Development Department, Renesas Electronics Corporation, 4-1 Mizuhara, Itani-shi, Hyogo 664-0005, Tokyo, Japan
3SoC Business Unit, 1st Industry & Network Business Division, Optical Disc Solutions Department, Renesas Electronics Corporation, 5-20-1 Josuihon-cho, Kodaira-shi, Tokyo 187-8588, Japan

Received 28 June 2011; Accepted 8 September 2011

Academic Editor: Woogeun Rhee

Copyright © 2012 Takashi Kawamoto et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Y. Moon, G. Ahn, H. Choi, N. Kim, and D. Shim, “A quad 6 Gb/s multi-rate CMOS transceiver with TX rise/fall-time control,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '06), pp. 79–84, February 2006. View at Scopus
  2. T. Kawamoto, T. Takahashi, S. Suzuki, T. Noto, and K. Asahina, “Low-jitter fractional spread-spectrum clock generator using fast-settling dual charge-pump technique for serial-ATA application,” in Proceedings of the 35th European Solid-State Circuits Conference (ESSCIRC '09), pp. 380–383, September 2009. View at Publisher · View at Google Scholar · View at Scopus
  3. W. Grollitsch, R. Nonis, and N. Da Dalt, “A 1.4psrms-period-jitter TDC-less fractional-N digital PLL with digitally controlled ring oscillator in 65 nm CMOS,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '10), pp. 478–479, February 2010. View at Publisher · View at Google Scholar · View at Scopus
  4. “USB 2.0 transceiver macrocell interface (UTMI) specification version 1.05 3/29/2001,” 2001, http://developer.intel.com/technology/usb/download/2_0_Xcvr_Macrocell_1_05.pdf.
  5. G. Chien and P. R. Gray, “A 900 MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications,” in Proceedings of the IEEE International Solid-State Circuits Conference 47th Annual ISSCC, pp. 202–203, February 2000. View at Scopus
  6. K. H. Cheng, S. M. Chang, Y. L. Lo, and S. Y. Jiang, “A 2.2 GHz programmable DLL-based frequency multiplier for SOC applications,” in Proceedings of the IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pp. 72–75, August 2004. View at Scopus
  7. H. Y. Huang and J. H. Shen, “A DLL-based programmable clock generator using threshold-trigger delay element and circular edge combiner,” in Proceedings of the IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pp. 76–79, August 2004. View at Scopus
  8. K. H. Cheng, S. M. Chang, S. Y. Jiang, and W. B. Yang, “A 2 GHz fully differential DLL-based frequency multiplier for high speed serial link circuit,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '05), vol. 2, pp. 1174–1177, May 2005. View at Publisher · View at Google Scholar