Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2012 (2012), Article ID 906350, 14 pages
http://dx.doi.org/10.1155/2012/906350
Research Article

High-Level Synthesis under Fixed-Point Accuracy Constraint

IRISA/ENSSAT, University of Rennes, 6 rue de Kerampont, 22305 Lannion, France

Received 18 July 2011; Revised 12 December 2011; Accepted 4 January 2012

Academic Editor: Philippe Coussy

Copyright © 2012 Daniel Menard et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. D. Novo, B. Bougard, A. Lambrechts, L. Van Der Perre, and F. Catthoor, “Scenario-based fixed-point data format refinement to enable energy-scalable software defined radios,” in Proceedings of the IEEE/ACM Conference on Design, Automation and Test in Europe (DATE '08), pp. 722–727, Munich, Germany, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  2. D. Novo, M. Li, B. Bougard, L. Van Der Perre, and F. Catthoor, “Finite precision processing in wireless applications,” in Proceedings of the IEEE/ACM Conference on Design, Automation and Test in Europe Conference and Exhibition (DATE '09), pp. 1230–1233, April 2009. View at Scopus
  3. K. Kum and W. Sung, “Combined word-length optimization and high-level synthesis of digital signal processing systems,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, pp. 921–930, 2001. View at Google Scholar
  4. G. Caffarena and C. Carreras, “Architectural synthesis of DSP circuits under simultaneous error and time constraints,” in Proceedings of the 18th IEEE/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC '10), pp. 322–327, Madrid, Spain, June 2010. View at Publisher · View at Google Scholar · View at Scopus
  5. B. Le Gal, C. Andriamisainat, and E. Casseau, “Bit-width aware high-level synthesis for digital signal processing systems,” in Proceedings of the IEEE International SOC Conference (SOCC '06), pp. 175–178, September 2006.
  6. P. Coussy, G. Lhairech-Lebreton, and D. Heller, “Multiple word-length high-level synthesis,” Eurasip Journal on Embedded Systems, vol. 2008, no. 1, Article ID 916867, 11 pages, 2008. View at Publisher · View at Google Scholar · View at Scopus
  7. B. Le Gal and E. Casseau, “Latency-sensitive high-level synthesis for multiple word-length DSP design,” Eurasip Journal on Advances in Signal Processing, vol. 2011, Article ID 927670, 11 pages, 2011. View at Publisher · View at Google Scholar
  8. J. Cong, Y. Fan, G. Han et al., “Bitwidth-aware scheduling and binding in high-level synthesis,” in Proceedings of the ACM/IEEE Asia South Pacific Design Automation Conference (ASP-DAC '05), pp. 856–861, Shanghai, China, 2005.
  9. G. A. Constantinides, P. Y. K. Cheung, and W. Luk., Synthesis and Optimization of DSP Algorithms, Kluwer Academic, 2004.
  10. D. Menard, R. Rocher, and O. Sentieys, “Analytical fixed-point accuracy evaluation in linear time-invariant systems,” IEEE Transactions on Circuits and Systems I, vol. 55, no. 10, pp. 3197–3208, 2008. View at Publisher · View at Google Scholar · View at Scopus
  11. G. Caffarena, G. Constantinides, P. Cheung, C. Carreras, and O. Nieto-Taladriz, “Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits,” IEEE Transactions on Circuits and Systems II, vol. 53, no. 5, pp. 339–343, 2006. View at Google Scholar
  12. P. Coussy, C. Chavet, P. Bomel, D. Heller, E. Senn, and E. Martin, High-Level Synthesis From Algorithm to Digital Circuit, chapter GAUT: A High-Level Synthesis Tool for DSP Applications From C Al-gorithm to RTL Architecture, Springer, Amsterdam, The Netherlands, 2008.
  13. R. Rocher, D. Menard, P. Scalart, and O. Sentieys, “Analytical accuracy evaluation of Fixed-Point Systems,” in Proceedings of the European Signal Processing Conference (EUSIPCO '07), Poznan, Poland, September 2007.
  14. M.-A. Cantin, Y. Savaria, and P. Lavoie., “A comparison of automatic word length optimization procedures,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '02), vol. 2, pp. 612–615, 2002.
  15. F. Glover, “Tabu search—part I.,” INFORMS Journal on Computing, vol. 1, no. 3, pp. 190–206, 1989. View at Google Scholar
  16. H.-N. Nguyen, D. Menard, R. Rocher, and O. Sentieys, “Energy reduction in wireless system by dynamic adaptation of the fixed-point specification,” in Proceedings of the Workshop on Design and Architectures for Signal and Image Processing (DASIP '08), Bruxelles, Belgium, November 2008.
  17. G. A. Constantinides, P. Y. K. Cheung, and W. Luk, “Wordlength optimization for linear digital signal processing,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 10, pp. 1432–1442, 2003. View at Publisher · View at Google Scholar · View at Scopus