Journal of Electrical and Computer Engineering

Research Article

A Low Noise, Low Power Phase-Locked Loop, Using Optimization Methods

Figure 13

Simulated phase noise at 3 GHz for different frequency offsets.