A 2 GSps, 8-Bit Folding and Interpolation ADC with Foreground Calibration in 90 nm CMOS Technology

Figure 7

The diagram of the proposed foreground digital assisted calibration circuit.