Power Supply- and Temperature-Aware I/O Buffer Model for Signal-Power Integrity Simulation

Figure 1

Active and passive main parts composing the high-speed digital communication I/O link from the transmitter (driver) and the receiver.