Research Article

Power Supply- and Temperature-Aware I/O Buffer Model for Signal-Power Integrity Simulation

Figure 7

Comparison between the C-V characteristic for the PU device, , when varies between 0 V and 1.5 V with 0.3 V step at 27°C.