VLSI Design

VLSI Design / 2001 / Article
Special Issue

Computional Electronics; Papers Presented at The Seventh International Workshop on Computional Electronics

View this Special Issue

Open Access

Volume 13 |Article ID 070818 | https://doi.org/10.1155/2001/70818

J. R. Barker, J. R. Watling, "Simulation of Enhanced Interface Trapping Due to Carrier Dynamics in Warped Valence Bands in SiGe Devices", VLSI Design, vol. 13, Article ID 070818, 6 pages, 2001. https://doi.org/10.1155/2001/70818

Simulation of Enhanced Interface Trapping Due to Carrier Dynamics in Warped Valence Bands in SiGe Devices

Abstract

Much of the potential of SiGe for p-MOSFET application is reduced by the lower than expected hole mobilities which are likely to be lowered by interface roughness scattering. The present paper analyses a hitherto unrecognised enhancement of interface scattering and trapping process which arises from the complex hole dynamics in the warped heavy hole band.

Copyright © 2001 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


More related articles

 PDF Download Citation Citation
 Order printed copiesOrder
Views134
Downloads334
Citations

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.