Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2010
/
Article
/
Fig 7
/
Research Article
Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs
Figure 7
Circuit schematic of the dynamic comparator.
