Si- and Ge-Based Electronic DevicesView this Special Issue
Interface Engineering and Gate Dielectric Engineering for High Performance Ge MOSFETs
In recent years, germanium has attracted intensive interests for its promising applications in the microelectronics industry. However, to achieve high performance Ge channel devices, several critical issues still have to be addressed. Amongst them, a high quality gate stack, that is, a low defect interface layer and a dielectric layer, is of crucial importance. In this work, we first review the existing methods of interface engineering and gate dielectric engineering and then in more detail we discuss and compare three promising approaches (i.e., plasma postoxidation, high pressure oxidation, and ozone postoxidation). It has been confirmed that these approaches all can significantly improve the overall performance of the metal-oxide-semiconductor field effect transistor (MOSFET) device.
After continuously pursuing higher performance complementary metal-oxide-semiconductor field effect transistor (MOSFET) devices for more than four decades, it is becoming increasingly difficult for Si-based MOSFET to enhance performance through traditional device scaling [1–5]. Recently, Ge has attracted intensive interests as the most promising channel material for next generation MOSFET because of the intrinsic higher carrier mobility in Ge than that in Si (2x higher mobility for electrons and 4x for holes) [6–14]. In order to realize high performance Ge p-type MOSFETs, advanced high-/Ge gate stacks with scaled EOT and superior MOS interfaces are mandatory [15, 16]. Electrically active defects on the Ge surface and Ge/oxide interfaces are suspected as the probable cause of the mobility degradation of performance characteristics in MOSFETs. Hence, high quality MOS interfaces are not guaranteed due to the large amount of defects at direct high-/Ge interfaces . To solve this problem, an interfacial layer (IL) is introduced between the high- layer and the Ge substrate, which can provide effective electrical passivation of the Ge surface. Among a variety of ILs, high quality GeO2 has been considered as the most promising choice due to its extremely low interface defect density (~6 × 1010 cm−2eV−1)  and its potential to enable high performance Ge n-MOSFETs . But there is a problem: the formation of volatile GeO either during growth or at elevated temperatures around 550°C–600°C, which are often used in MOSFET processing. Initially it was believed that GeO is formed at the interface between GeO2 and Ge. More experimental evidences though suggest that GeO is formed at the top surface of GeO2 and desorbs at high enough temperature [20–22]. In addition, the relative dielectric constant (-value) of GeO2 is much lower than that of Hf- and La-based high- gate dielectrics used for advanced Si technology [23–30]. This means that gate stacks containing thick interfacial GeO2 layers are difficult to scale below 1 nm EOT as required for future technology nodes. Therefore, a high-/GeO2 IL/Ge gate stack with a high quality and ultrathin GeO2 interfacial layer is obviously required to achieve subnanometer overall EOT in high performance Ge MOSFETs. The biggest challenge at present is how to manufacture, in a controlled manner, an ultrathin GeO2 passivation layer without compromising its electrical quality.
The most promising route is to use well-controlled oxidation method to introduce the GeO2 IL of very good quality. Recently, it has been reported that high quality GeO2/Ge interfaces have been fabricated by thermal oxidation , ozone oxidation , plasma oxidation , and so forth. Among them, high-temperature thermal oxidation  and ozone oxidation  can realize superior GeO2/Ge MOS interfaces with a value less than cm−2eV−1. Plasma postoxidation enables the formation of ultrathin interfacial layer between high- dielectrics and Ge, suitable for equivalent oxide thickness (EOT) scaling while keeping low (~5 × 1010 cm−2eV−1) . In this review, the three effective oxidation methods will be discussed in detail.
2. Ge/Dielectric Interface Passivation Methods
2.1. High-Pressure Oxidation
Many approaches were investigated to form a stable and desirable GeO2 IL in high-/Ge gate stack. One of the most effective methods was high-pressure oxidation. Lee et al. recently reported that the high-pressure oxidation (HPO) of germanium (Ge) for improving electrical properties of Ge/dielectric stacks was investigated [11, 34–39]. Figure 1 shows the schematic illustration of HPO system and the process flow used in their work. The system mainly composes of an oxygen cylinder, a vacuum pump, and a tube furnace. The furnace consists of a quartz oxidation tube enclosed in a steel pressure vessel.
During the process, the HPO system is evacuated to approximately 1 Pa by rotary pump after the cleaned Ge wafers are placed into quartz oxidation tube. Then, the furnace chamber surrounding the steel pressure vessel is heated to a thermal oxidation temperature. Temperature calibration of HPO furnace was carried out in the temperature range from 200°C to 600°C for precise measurements .
By applying the HPO method followed by low-temperature oxygen annealing (LOA), the interface state density was reduced to less than 1011 cm−2eV−1 near the midgap, as shown in Figure 2. Moreover, the refractive index of thermally oxidized GeO2 was increased by HPO which is indicating higher density of GeO2 grown by HPO, as shown in Figure 3. It was also revealed that the dielectric constant of GeO2 increases from 5.2 in the case of atmospheric-pressure oxidation (APO) to 5.8 in the case of HPO. With HPO method followed by LOA, Lee et al. also obtained the highest hole mobility of 725 cm2/Vs in Ge/GeO2 gate stack which is 3.5 times higher than (100) Si universal mobility. With this method, they also demonstrated the highest electron mobility of 1920 cm2/Vs in Ge/GeO2/Y2O3 gate stack, as shown in Figure 4. Both are the record-high values of Ge MOSFETs, and this is a strong evidence that high quality Ge interface from conduction to valence band edge is possible by the Ge surface passivation. Discussed from a thermodynamic point of view, the GeO desorption from Ge/GeO2 stacks could be efficiently suppressed by HPO.
Furthermore, by applying the combination of Y2O3 and low-temperature high-pressure oxidation (LT-HPO) method, Lee et al. also have demonstrated the peak mobility of 787 cm2/Vs and high- mobility (at cm−2) of 429 cm2/Vs in Ge n-MOSFET with sub-nm EOT, which are the highest ones to date among scaled Si and Ge MOSFETs . It is expected that electrical properties of GeO2 metal-insulator-semiconductor capacitor (MISCAP) can be further improved by optimizing the oxidation temperature and oxygen pressure of HPO.
2.2. Plasma Postoxidation
O2 plasma treatment is a very effective approach to form low defect GeO2/Ge interfaces and GeO2 IL at low substrate temperatures, due to the highly reactive O radicals [48, 49]. Zhang et al. have proposed a novel GeO2 IL formation process by applying the electron cyclotron resonance (ECR) oxygen plasma to form high quality ILs through a thin Al2O3 oxygen barrier, which can realize a low and a thin EOT of around 1 nm at the same time . The basic process flow is shown in Figure 5. In this plasma postoxidation method, a thin IL is formed by oxidizing the Ge surface beneath a thin Al2O3 layer. The Al2O3 serves as a sufficient oxygen barrier which suppresses the growth of unnecessarily thick IL. In more detail, an ultrathin (1–1.5 nm) Al2O3 layer is first deposited on Ge by atomic layer deposition, followed by oxygen plasma treatment to oxidize the Ge substrate. The Al2O3 layer then acts as a barrier layer of oxygen and effectively protects Ge surfaces from direct exposure of ECR oxygen plasma and any damages during the fabrication processes. In addition, low processing temperature provided by the ECR plasma oxidation is expected to minimize the thermal degradation of the /Ge interface. They have improved this process to realize EOT less than 1 nm by employing this plasma postoxidation (PPO) process to HfO2-based gate stacks .
A plasma postoxidation time of 10 s is sufficient to reduce while maintaining the equivalent oxide thickness (EOT). The of Au/Al2O3//Ge MOS capacitors is found to be significantly suppressed down to a value lower than 1011 cm−2eV−1. As shown in Figure 6, they can achieve the minimum of cm−2eV−1 and cm−2eV−1 for pMOS (1.67 nm EOT) and nMOS (1.83 nm) capacitors, respectively.
High performance Ge MOSFETs with 0.98 nm (EOT) Al2O3//Ge gate stack have also been demonstrated by Zhang et al. . The Ge n-MOSFETs have a record-high peak mobility of 937 cm2/Vs as shown in Figure 7, and the Ge pMOSFETs with EOTs of 1.18, 1.06, and 0.98 nm have provided peak mobility values of 515, 466, and 401 cm2/Vs, respectively. The Ge pMOSFET with an EOT of 0.98 nm has been found to provide around 1.8 times mobility enhancement against the previously reported values at this EOT value.
Figure 8 shows the mobility benchmark of Ge pMOSFETs in the ultrathin EOT range. From the comparison among the data record so far, a record-high peak mobility (596 cm2/Vs) has been achieved in EOT of ~0.8 nm for HfO2/Al2O3//Ge pMOSFETs, which is 5.1 times large as the previous value. This proves the novel gate stack structure and plasma postoxidation method can provide sufficient MOS interface passivation. In the same work, a high quality gate stack (HfO2/Al2O3 (0.2 nm)//Ge) with a record 0.7 nm EOT was also successfully demonstrated. The of this 0.7 nm gate stack is in the order of 1011 cm−2eV−1, which leads to a record 546 cm2/Vs peak mobility.
So, we can conclude that, by applying the PPO method, one can realize both ultrathin EOT less than 1 nm and low value at the same time. As a result, the ECR plasma postoxidation method is a promising solution for fabricating advanced high-//Ge gate stacks with superior MOS interfaces and thin EOT.
2.3. Ozone Postoxidation
Ozone oxidation provides an alternative method to form a high quality GeO2 IL. The minimum of cm−2eV−1 was demonstrated by using ozone oxidation at 400°C . In previous experimental investigation, Kuzum et al. demonstrated a ~1.5 times higher mobility than universal Si mobility, where a GeO2 passivation layer was first formed by ozone oxidation and an Al2O3 dielectric was followed by ALD . Considering the promising aspect of this ozone-based surface passivation, in the remainder of this review, the research of ozone postoxidation for Ge surface passivation will be discussed in more detail.
Aiming at realizing Ge surface passivation and thin EOTs at the same time, Sun et al. proposed a new ozone postoxidation (OPO) method for Al2O3/Ge MOS devices . The OPO treatment performed on Al2O3/Ge gate stack is schematically shown in Figures 9 and 10 comparing the - characteristics of Al2O3/Ge MOS capacitors with different OPO times. It could be found that the sample without the OPO treatment process exhibits very poor - behaviors, and the - properties were significantly improved with the increase of the OPO time. The inset shows the EOT value of the capacitors decreases from ~2.39 nm to ~1.79 nm with the increasing time of OPO.
In order to investigate the impact of OPO treatment on the interface features of Al2O3/Ge gate stack, the high-resolution cross-sectional transmission electron microscopy (HR-TEM) images were taken and shown in Figure 11. It can be seen that the as-deposited sample is uniform and amorphous with a sharp interface. The physical thickness of the Al2O3 layer is deduced to be 3.6 nm. Furthermore, there was no GeO2 interfacial layer (IL) growth between Al2O3 films and Ge substrates even after the OPO treatment for 3 and 5 min.
To further understand the impact of the OPO treatment on Al2O3/Ge gate stack, the chemical components of Al2O3 films and the interfacial stoichiometry of all samples were examined by X-ray photoelectron spectroscopy (XPS) measurement. As shown in Figure 12, except the Ge0 component, no germanium-related peak signals could be observed in the XPS spectrum of both as-deposited and OPO treated samples. This indicates that the Ge substrate was not oxidized after the OPO treatment even for 5 min or the amount of the at the interface is under the XPS’s detection limit. It could also be found that the Al 2 spectrum of as-deposited sample exhibits two split peaks of Al–Al bonding at 73.0 eV and Al–O bonding at 74.1 eV, indicating the coexistence of the oxygen-deficient composition and the stoichiometric composition in the Al2O3 film. From the OPO treated samples’ XPS spectra, we could find that the Al–Al bonding feature intensity rapidly decreases, while the Al–O bonding feature intensity continues to increase with the increase in the OPO time. It indicates that the OPO treatment could cure the oxygen deficiency in the Al2O3 film and finally enhance the average oxygen content of the film. The EOT value of the MOS capacitor, extracted from the - characterizations, decreases from ~2.39 nm to ~1.79 nm, which may be attributed to the continuous improvement in the permittivity of the ALD-Al2O3 film with the increase in the OPO time. After a careful process optimization with the OPO technology, sub-1 nm EOT and surface passivation could be achievable at the same time in Ge MOSFETs.
Just recently, Yang et al. have introduced the cycling ozone oxidation (COO) method into the ALD process to form a high quality Al2O3//Ge stack . Figure 13 shows the process flow of COO method used in their work. This COO method is proved to be effective in repairing the defects like OH-related groups to suppress the gate leakage current. The minimum value of cm−2eV−1 is obtained by inserting passivation layer with the COO treatment, as shown in Figure 14 .
3. Conclusion and Further Outlook
In order to realize high-mobility Ge CMOS device, different interface control and gate dielectric enhancement methods of Ge were systematically investigated. In this review, we have summarized and discussed various interface control technologies which are effective in obtaining high quality Ge MOSFETs. For reducing the interface state density and enhancing the mobility in Ge MOSFETs, the high-pressure oxidation, plasma postoxidation, and ozone postoxidation have been proven to be very effective based on the formation of good quality Ge oxide. For high-pressure oxidation and plasma postoxidation techniques, both of them can obtain a relatively low minimum value of in the order of 1011 cm−2eV−1 even at a thin EOT of subnanometer [12, 38]. For ozone postoxidation technique, a relatively low minimum value of of cm−2eV−1 was also obtained under a relatively thick EOT (definite data not given in their report) . Thus, these three techniques are all potential methods to improve the interfacial properties of Ge/dielectric gate stack in Ge MOSFETs.
It is noted that there are still several challenges for this Ge MOS interface passivation technique. The high-pressure oxidation technique has to be performed under a high pressure of ~70 atm, and thus its applicability to integrate with the current Si CMOS technology is still not clear. On the other hand, the plasma postoxidation technique is well approved in planar Ge MOSFETs. However, its applicability in 3D channel device, especially the gate-all-around (GAA) device, is not investigated yet. For ozone postoxidation, it is still desired to examine the scalability of Ge gate stacks. Due to the drawbacks or limits of each technique, further optimization is still needed to improve the mobility and to scale down the EOT in Ge MOSFETs. The compatibility with existing integrated circuit technology platform is also an important issue.
Conflict of Interests
The authors declare that there is no conflict of interests regarding the publication of this paper.
This work was supported by the National Program on Key Basic Research Project (973 Program) of China (Grant no. 2011CBA00607), National Natural Science Foundation of China (Grants nos. 61106089 and 61376097), and the Zhejiang Provincial Natural Science Foundation of China (Grant no. LR14F040001).
K. Mistry, C. Allen, C. Auth et al., “A 45 nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging,” in Proceedings of the IEEE International Electron Devices Meeting (IEDM '07), Technical Digest, pp. 247–250, Washington, DC, USA, December 2007.View at: Google Scholar
Y. Kamata, “High-k/Ge MOSFETs for future nanoelectronics,” Materials Today, vol. 11, no. 1-2, pp. 30–38, 2008.View at: Google Scholar
K. J. Kuhn, “Considerations for ultimate CMOS scaling,” IEEE Transactions on Electron Devices, vol. 59, no. 7, pp. 1813–1828, 2012.View at: Google Scholar
S. Takagi, T. Mizun, T. Tezuka et al., “Channel structure design, fabrication and carrier transport properties of strained-Si/SiGe-On-Insulator (strained-SOI) MOSFETs,” in Proceedings of the International Electron Devices Meeting (IEDM '03), Technical Digest, pp. 3.3.1–33.3.4, Washington, DC, USA, December 2003.View at: Google Scholar
T. Krishnamohan, D. Kim, T. V. Dinh et al., “Comparison of (001), (110) and (111) uniaxial- and biaxial- strained-Ge and strained-Si PMOS DGFETs for all channel orientations: mobility enhancement, drive current, delay and off-state Leakage,” in Proceedings of the IEEE International Electron Devices Meeting (IEDM '08), Technical Digest, pp. 899–892, San Francisco, Calif, USA, December 2008.View at: Google Scholar
M. Caymax, G. Eneman, F. Bellenger et al., “Germanium for advanced CMOS anno 2009: a SWOT analysis,” in Proceedings of the International Electron Devices Meeting (IEDM '09), Technical Digest, pp. 461–464, Baltimore, Md, USA, December 2009.View at: Google Scholar
R. Pillarisetty, B. Chu-Kung, S. Corcoran et al., “High mobility strained germanium quantum well field effect transistor as the P-channel device option for low power (Vcc = 0. 5 V) III-V CMOS architecture,” in Proceedings of the International Electron Devices Meeting (IEDM '10), Technical Digest, pp. 150–153, 2010.View at: Google Scholar
C. H. Lee, T. Nishimura, T. Tabata et al., “Ge MOSFETs performance: impact of Ge interface passivation,” in Proceedings of the International Electron Device Meeting (IEDM '10), Technical Digest, pp. 416–419, Washington, DC, USA, 2010.View at: Google Scholar
R. Zhang, N. Taoka, P. Huang, M. Takenaka, and S. Takagi, “1-nm-thick EOT high mobility Ge n- and p-MOSFETs with ultrathin GeOx/Ge MOS interfaces fabricated by plasma post oxidation,” in Proceedings of the International Electron Devices Meeting (IEDM '11), Technical Digest, pp. 642–645, Washington, DC, USA, December 2011.View at: Google Scholar
R. Zhang, P.-C. Huang, J.-C. Lin, M. Takenaka, and S. Takagi, “Physical mechanism determining Ge p- and n-MOSFETs mobility in high Ns region and mobility improvement by atomically Flat GeOx/Ge interfaces,” in Proceedings of the International Electron Devices Meeting (IEDM '12), Technical Digest, pp. 371–374, Washington, DC, USA, 2012.View at: Google Scholar
B. Duriez, G. Vellianitis, M. J. H. van Dal et al., “Scaled p-channel Ge FinFET with optimized gate stack and record performance integrated on 300 mm Si wafers,” in Proceedings of the International Electron Devices Meeting (IEDM '13), Technical Digest, pp. 20.1.1–20.1.4, Washington, DC, USA, December 2013.View at: Publisher Site | Google Scholar
C. Lin, H. Chang, Y. Chen et al., “Interfacial layer-free ZrO2 on Ge with 0.39-nm EOT, κ~43, ~2×10−3 A/cm2 gate leakage, SS =85 mV/dec, Ion/Ioff =6×105, and high strain response,” in Proceedings of the International Electron Devices Meeting (IEDM '12), Technical Digest, pp. 23.2.1–23.1.4, San Francisco, Calif, USA, December 2012.View at: Publisher Site | Google Scholar
T. Takahashi, T. Nishimura, L. Chen, S. Sakata, K. Kita, and A. Toriumi, “Proof of Ge-interfacing concepts for metal/high-k/Ge CMOS, Ge-intimate material selection and interface conscious process flow,” in Proceedings of the International Electron Devices Meeting (IEDM '07), Technical Digest, pp. 697–700, December 2007.View at: Publisher Site | Google Scholar
K. Kita, S. K. Wang, M. Yoshida et al., “Comprehensive study of GeO2 oxidation, GeO desorption and GeO2-metal interaction. Understanding of Ge processing kinetics for perfect interface control,” in Proceedings of the International Electron Device Meeting (IEDM '09), Technical Digest, pp. 693–696, Baltimore, Md, USA, December 2009.View at: Google Scholar
S. K. Wang, K. Kita, T. Nishimura, K. Nagashio, and A. Toriumi, “Isotope tracing study of GeO desorption mechanism from GeO2/Ge stack using 73Ge and 18O,” Japanese Journal of Applied Physics, vol. 50, Article ID 04DA01, 2011.View at: Google Scholar
E. P. Gusev, D. A. Buchanan, E. Cartier et al., “Ultrathin high-K gate stacks for advanced CMOS devices,” in Proceedings of the International Electron Devices Meeting (IEDM '01), Technical Digest, pp. 451–454, December 2001.View at: Google Scholar
C. H. Lee, T. Tabata, T. Nishimura, K. Nagashio, K. Kita, and A. Toriumi, “Ge/GeO2 interface control with high pressure oxidation for improving electrical characteristics,” ECS Transactions, vol. 19, no. 1, pp. 165–173, 2009.View at: Google Scholar
C. H. Lee, C. Lu, T. Tabata, T. Nishimura, K. Nagashio, and A. Toriumi, “Enhancement of high-Ns electron mobility in sub-nm EOT Ge n-MOSFETs,” in Proceedings of the Symposium on VLSI Technology Digest of Technical, T29, p. T28, Kyoto, Japan, June 2013.View at: Google Scholar
C. H. Lee, T. Nishimura, C. Lu, W. Zhang, K. Nagashio, and A. Toriumi, “Significant enhancement of high-N-s electron mobility in Ge n-MOSFETs with atomically flat Ge/GeO2 interface,” ECS Transactions, vol. 61, pp. 147–156, 2014.View at: Google Scholar
R. Xie, T. H. Phung, W. He et al., “High mobility high-π/Ge pMOSFETs with 1 nm EOT-new concept on interface engineering and interface characterization,” in Proceedings of the IEDM Technical Digest, pp. 1–4, San Francisco, Calif, USA, 2008.View at: Google Scholar
S.-S. Sheu, P.-C. Chiang, W.-P. Lin et al., “A 5ns fast write multi-level non-volatile 1Kb its RRAM memory with advance write scheme,” in Proceedings of the IEEE Symposium on VLSI Technology. Digest of Technical Papers, pp. 82–83, 2009.View at: Google Scholar
S.-S. Sheu, P.-C. Chiang, W.-P. Lin et al., “A 5ns fast write multi-level non-volatile 1Kbits RRAM memory with advance write scheme,” in Proceedings of the IEEE VLSI Symposium Technical Digest, pp. 82–83, 2009.View at: Google Scholar
Y. Kamata, A. Takashima, Y. Kamimuta, and T. Tezuka, “New approach to form EOT-scalable gate stack with strontium germanide interlayer for high-k/Ge MISFETs,” in Proceedings of the IEEE Symposium on VLSI Technology. Digest of Technical Papers, pp. 78–79, 2009.View at: Google Scholar
R. Zhang, P. C. Huang, N. Taoka, M. Takenaka, and S. Takagi, “High mobility Ge pMOSFETs with 0.7 nm ultrathin EOT using HfO2/Al2O3/GeOx/Ge gate stacks fabricated by plasma post oxidation,” in Proceedings of the Symposium on VLSI Technology (VLSIT '12), pp. 161–162, June 2012.View at: Publisher Site | Google Scholar
Y. Fukuda, Y. Yazaki, Y. Otani, T. Sato, H. Toyota, and T. Ono, “Low-temperature formation of high-quality GeO2 interlayer for high-κ gate dielectrics/Ge by electron-cyclotron-resonance plasma techniques,” IEEE Transactions on Electron Devices, vol. 57, no. 1, pp. 282–287, 2010.View at: Publisher Site | Google Scholar